Microcontrollers

Semester V – Electronics and Telecommunication Engineering / Electronics Engineering (Savitribai Phule Pune University)

Strictly as per the New Credit System Syllabus (2015 Course) Savitribai Phule Pune University w.e.f. academic year 2017-2018

U.S. Shah

Formerly, Lecturer Department of Electronics Engineering Vishwakarma Institute of Technology (V.I.T.), Pune. Maharashtra, India.





Microcontrollers

(Semester V - Electronics and Telecommunication Engineering / Electronics Engineering, (Savitribai Phule Pune University)) U. S. Shah

Copyright © by Tech-Max Publications. All rights reserved. No part of this publication may be reproduced, copied, or stored in a retrieval system, distributed or transmitted in any form or by any means, including photocopy, recording, or other electronic or mechanical methods, without the prior written permission of the publisher.

This book is sold subject to the condition that it shall not, by the way of trade or otherwise, be lent, resold, hired out, or otherwise circulated without the publisher's prior written consent in any form of binding or cover other than which it is published and without a similar condition including this condition being imposed on the subsequent purchaser and without limiting the rights under copyright reserved above.

First Printed in India:July 2014 (Pune University)First Edition:June 2017

This edition is for sale in India, Bangladesh, Bhutan, Maldives, Nepal, Pakistan, Sri Lanka and designated countries in South-East Asia. Sale and purchase of this book outside of these countries is unauthorized by the publisher.

Printed at : Image Offset, Dugane Ind. Area, Survey No. 28/25, Dhayari, Near Pari Company, Pune - 41, Maharashtra State, India. E-mail : rahulshahimage@gmail.com

ISBN 978-93-5224-566-6

Published by

Tech-Max Publications

Head Office : B/5, First floor, Maniratna Complex, Taware Colony, Aranyeshwar Corner,

Pune - 411 009. Maharashtra State, India

Ph: 91-20-24225065, 91-20-24217965. Fax 020-24228978.

Email: info@techmaxbooks.com,

Website : www.techmaxbooks.com

[304184] (FID : TP477) (Book Code : PO272A)

Shuufka. J. Bheilenao.

Preface

My dear students,

I am extremely happy to come out with this book on "Microcontrollers" for the students. This book has been strictly written as per the syllabus. I have divided the syllabus into small chapters so that the topics can be arranged and understood properly. The topics within the chapters have been arranged in a proper sequence to ensure smooth flow of the subject.

I am thankful to Shri. Pradeep Lunawat and Shri. Sachin Shah for the encouragement and support that they have extended. I am also thankful to the staff members of Tech-Max Publications and others for their efforts to make this book as good as it is. We have jointly made every possible efforts to eliminate all the errors in this book. However if you find any, please let me know, because that will help me to improve further.

I am also thankful to my family members and friends for patience and encouragement.

- U. S. Shah

000

For suggestions and queries you can mail at

urvashimshah@gmail.com

I Svllabus I
Cynabus
304184 : Microcontrollers (E&TC)
Teaching Scheme Credits : TH-03 Examination Scheme
Lecture : 3 Hrs/Week In Sem. : 30 Mark
End Sem. : 70 Mark
Course Objectives :
• To understand architecture and features of typical Microcontroller.
• To understand need of microcontrollers in real life applications.
• To learn interfacing of real world peripheral devices
• To study various hardware and software tools for developing applications.
Course Outcomes :
• On completion of the course, student will be able to
1) Learn importance of microcontroller in designing embedded application.
2) Learn use of hardware and software tools.
3) Develop interfacing to real world devices.
Course Contents
Unit I : Introduction to Microcontroller Architecture (06 Hrs.)
Overview of MCS-51 architecture, Block diagram and explanation of 8051, Port structure, memory organization, Interrupt structure, timers and its modes, serial communication modes. Overview of Instruction set, Sample programs (assembly): Delay using Timer and interrupt, Programming Timer 0&1, Data transmission and reception using Serial port. (Refer Chapter 1)
Unit II : IO Port Interfacing-I (06 Hrs.)
Interfacing of : LEDS, Keypad, 7-segment multiplexed display, LCD, ADC 0809(All programs in assembly). Programming environment : Study of software development tool chain (IDE), hardware debugging tools (timing analysis using logic analyser) (Refer Chapter 2)
Unit III : Parallel Port Interfacing-II (06 Hrs.)
Interfacing of: DAC, Temperature sensors, Stepper motor, Motion detectors, Relay, Buzzer, Optoisolaters, Design of DAS and Frequency counter : All programs in assembly (Refer Chapter 3)
Unit IV : PIC Microcontroller Architecture (06 Hrs.)
Features, comparison & selection of PIC series as per application. PIC18FXX architecture- MCU, Program and Data memory organization, Pin out diagram, Reset operations, Oscillator options (CONFIG), BOD, power down modes & configuration bit settings, timer and its programming, Brief summary of Peripheral support, Overview of instruction set. (Refer Chapters 4, 5, 6 and 7)
Unit V : Real World Interfacing Part I (06 Hrs.)
Port structure with programming, Interrupt Structure (Legacy and priority mode) of PIC18F with SFRs. Interfacing of LED, LCD (4&8 bits), and Key board, use of timers with interrupts, CCP modes: Capture, Compare and PWM generation, DC Motor speed control with CCP: All programs in embedded C.
(Refer Chapters 8, 9, 10 and 11)
Unit VI : Real World Interfacing Part II (06 Hrs.)
Basics of Serial Communication Protocol: Study of RS232,RS 485, I2C,SPI, MSSP structure(SPI &I2C),UART, Sensor interfacing using ADC, RTC(DS1306) with I2C and EEPROM with SPI. Design of PIC test Board, Home protection System: All programs in embedded C. (Refer Chapters 12, 13 and 14)

304192 : Microcontrollers Lab (E&TC)

Teaching Scheme	Credits : PR-02	Examination Scheme
Practical : 4 Hrs/Week	,	Practical : 50 Marks
4		Term Work : 50 Marks

List of Practical's: Minimum 10 experiments

(Experiment number 2,3, 5,6, 7, 9,10, 12 are compulsory; Any one from 1 and 4, 8, 11 and 13)

1. Simple programmes on Memory transfer.

2. Parallel port interacting of LEDs-different programs(flashing, Counter, BCD, HEX, Display of Characteristic)

3. Waveform Generation using DAC

4. Interfacing of Multiplexed 7-segment display (counting application)

5. Interfacing of LCD to 8051 (4 and 8 bit modes)

6. Interfacing of Stepper motor to 8051- software delay using Timer

7. Write a program for interfacing button, LED, relay & buzzer as follows

A. On pressing button1 relay and buzzer is turned ON and LED's start chasing from left to right

B. On pressing button2 relay and buzzer is turned OFF and LED start chasing from right to left .

8. Interfacing 4×4 keypad and displaying key pressed on LCD.

9. Generate square wave using timer with interrupt

10. Interfacing serial port with PC both side communication.

11 Interfacing EEPROM 24C128 using I2C to store and retrieve data

12. Interface analog voltage 0-5V to internal ADC and display value on LCD

13. Generation of PWM signal for DC Motor control.

304204 : Microcontrollers and Applications (Electronics Engg.)

Teaching Scheme

Credits : TH-04

Examination Scheme

: 30 Marks

Lectures : 4 Hrs/Week

In Semester Assessment

End Semester Examination: 70 Marks

Course Objectives :

- To understand the applications of Microprocessors & Microcontrollers.
- To understand need of microcontrollers in embedded system.
- To understand architecture and features of typical Microcontroller.
- To learn interfacing of real world input and output devices
- To study various hardware & software tools for developing applications

Course Outcomes :

After successfully completing the course students will be able to

- Learn importance of microcontroller in designing embedded application
- Describe the 8051 & PIC18FXX microcontroller architectures and its feature.
- Develop interfacing to real world devices
- Learn use of hardware & software tools

Unit I : Introduction to microcontroller Architecture

Microprocessor and microcontroller comparison, advantages & applications. Harvard & Von Neumann architecture, RISC & CISC processors. Role of microcontroller in embedded system. Selection criteria of microcontroller. Overview of MCS-51 architecture, Block diagram and explanation of 8051, Port structure, memory organization. Interrupt structure, timers and its modes, serial communication modes. Overview of Instruction set, Sample programs (assembly): Delay using Timer and interrupt, Programming Timer 0&1, Data transmission and reception using Serial port. (Refer Chapter 1)

Unit II : Interfacing-I

Software and Hardware tools for development of microcontroller based systems such as assemblers, compilers, IDE, Emulators, debuggers, programmers, development board, DSO, Logic Analyzer. Interfacing LED with and without interrupt, Keypads, Seven Segment multiplexed Display, LCD, ADC Interfacing. All Programs in assembly language. (Refer Chapter 2)

Unit III : Interfacing-II

Interfacing of DAC, Temperature sensors, Stepper motor, Motion detectors, Relay, Buzzer, Opto-isolators, Design of DAS and Frequency counter. All programs in assembly (Refer Chapter 3)

Unit IV : PIC Microcontroller Architecture

PIC 10, PIC12, PIC16, PIC18 series comparison, features and selection as per application. PIC18FXX architecture, registers, memory Organization and types, stack, oscillator options, BOD, power down modes and configuration bit settings, timer and its programming. Brief summary of Peripheral support, Overview of instruction set, MPLAB IDE & C18 Compiler. (Refer Chapters 4, 5, 6 and 7)

Unit V : Real World Interfacing Part I

Port structure with programming, Interrupt Structure (Legacy and priority mode) of PIC18F with SFRS. Interfacing of switch, LED, LCD (4&8 bits), and Key board. Use of timers with interrupts, CCP modes: Capture, Compare and PWM generation, DC Motor speed control with CCP: All programs in embedded C.

(Refer Chapters 8, 9, 10 and 11)

Unit VI : Real World Interfacing Part II

Basics of Serial Communication Protocol: Study of RS232, RS 485, I2C, SPI, MSSP structure (SPI &I2C), UART. Sensor interfacing using ADC, RTC (DS1306) with I2C and EEPROM with SPI. Design of PIC test Board, Home protection System: All programs in embedded C. (Refer Chapters 12, 13 and 14)

(08 L)

(06 L)

(06 L)

(06 L)

(06 L)

(06 L)

304212 : Microcontrollers Lab (Electronics Engg.) **Teaching Scheme** Credits : PR-02 **Examination Scheme** Practical : 4 Hrs/Week Practical 50 Marks Term work : 50 Marks List of Experiments : Experiments 1 and 2 are compulsory. Perform any 8 experiments from 3 to 12. 1) Interfacing LED bank to 8051 microcontroller using timer with interrupt. 2) Interfacing Seven Segment Display to 8051 microcontroller 3) Write a program for interfacing button, LED, relay & buzzer to PIC18FXX as follows: a) when button 1 is pressed, relay and buzzer is turned ON and LED's start chasing from left to right b) when button 2 is pressed, relay and buzzer is turned OFF and LED start chasing from right to left 4) Display message on LCD without using any standard library function for PIC18Fxx. 5) Interfacing 4×4 keypad and displaying key pressed on LCD OR on HyperTerminal for PIC18Fxx. 6) Generate square wave using timer with interrupt for PIC18Fxx. 7) Serially transfer the data on PC using serial port of PIC18Fxx. 8) Generation of PWM signal from PIC18Fxx for DC Motor control. 9) Interface analog voltage 0-5V to internal ADC and display value on LCD. 10) Using DAC generate various waveforms. Interfacing DS1307 RTC chip using I2C and display date and time on LCD. 11)12) Interfacing EEPROM 24C128 using SPI to store and retrieve data.

Microcontrollers (SPPU-E&TC)

UNIT I

Svilabus : Overview of MCS-51 architecture, Block diagram and explanation of 8051, Port structure, memory organization, Interrupt structure, timers and its modes, serial communication modes. Overview of Instruction set, Sample programs (assembly): Delay using Timer and interrupt, Programming Timer 0&1, Data transmission and reception using Serial port.

Chapte	r 1 : Introduction to
	Microcontroller Architecture 1-1 to 1-102
1.1	8 Bit Microprocessor and
	Microcontroller Architecture 1-1
1.1.1	History of Microprocessors 1-2
1.1.2	Comparison of Different 8 Bit Microprocessors 1-2
1.2	Comparison between Microprocessors and
	Microcontrollers
	(SPPU - May 12, Dec. 12, May 13, May 14, Oct. 16). 1-2
1.3	Advantages of Microcontrollers 1-3
1.4	Disadvantages/Limitations of 8 bit Microcontroller
	(SPPU - Aug. 14)
1.5	Applications of Microcontrollers 1-4
1.6	Harvard and Von Neumann Architectures
	(SPPU - Dec. 12, May 13, Aug. 14, Aug. 15) 1-4
1.6.1	Harvard Architecture1-5
1.6.1.1	Advantages1-5
1.6.1.2	Disadvantages1-5
1.6.2	Von-Neumann Architecture 1-5
1.6.2.1	Advantages1-5
1.6.2.2	Disadvantages1-5
1.7	RISC and CISC (SPPU - May 15) 1-6
1.7.1	CISC and RISC Comparison
	(SPPU - Dec. 13, May 15, Dec. 15, May 16, Oct. 16). 1-7
1.8	Criteria for Selecting a Microcontroller
	(SPPU - May 12, Dec. 12, May 13, Dec. 13, May 14,
	Aug. 14, Dec. 15) 1-8
1.9	Performance of Microcontroller (SPPU - Dec. 16) 1-9
1.10	Embedded System and its Charactenstics
	(SPPU - Aug. 14, Aug. 15)
1.10.1	Characteristics of Embedded Systems 1-10
1.11	Role of Microcontroller in Embedded System
	(SPPU - May 15, Dec. 16) 1-11
1.12	Introduction to 8051 1-11
1 .13	8051 Family Devices and Derivatives
	(SPPU - May 12, May 13)1-12
1.13.1	Overview of the 8051 Family 1-12
1.14	Features of 8051 (SPPU - May 13) 1-14
1.15	Pin Functions of 8051 1-14
 A 1 	Syllabus Topic : Block Diagram and
-	Explanation of 8051 (Architecture) 1-16

1.16 Block Diagram and Explanation of 8051 (Architecture) (SPPU - May 14). 1-16 Syllabus Topic : Overview of MCS-51 Architecture.. 1-17 1.16.1 Overview of MCS-51 Architecture1-17 1.16.2 1.16.3 B Register (SPPU - May 14)..... 1-18 1.16.4 Arithmetic and Logic Unit (ALU)1-18 1.16.5 Program Status Word (PSW) and Flags 1.16.6 1.16.7 Program Counter (PC) Data Pointer (DPTR) (SPPU - May 14, Aug. 15). 1-20 1.16.8 1.16.9 The Stack and Stack Pointer (SPPU - May 13).....1-20 1.16.9.1 Stack and Bank 1 Conflict (SPPU - Dec. 12)......1-21 Syllabus Topic : Port Structure 1-21 1.17 Port Structure 1.17.1 Port 0 (SPPU - Aug. 14, Dec. 16). 1-21 Port 0 as Simple Input Port.....1-22 1.17.1.1 1.17.1.2 Port 0 as Simple Output Port 1-22 Port 0 used as Multiplexed Address / Data bus 1 17 1 3 (AD0 - AD7) for External Memory1-22 Port 1 (SPPU - Aug. 14)......1-22 1.17.2 Port 1 as Simple Input Port.....1-23 1.17.2.1 Port 1 as Simple Output Port 1-23 1.17.2.2 1.17.3 Port 2 as Simple Input Port......1-23 1.17.3.1 1.17.3.2 Port 2 as Simple Output Port 1-23 Port 2 used as Higher Order Address Bus 1.17.3.3 (A8 - A15) for External Memory 1-23 1.17.4 Functions of Port 3 Pins......1-24 1.17.4.1 1.17.4.2 Port 3 as Simple Input Port.....1-24 Port 3 as Simple Output Port 1-24 11743 Port 3 as One of the Alternate Functions...... 1-24 1.17.4.4 Port Loading and Interfacing......1-24 1.17.4.5 Syllabus Topic : Memory Organisation 1-25 1.18 Memory Organisation (SPPU - Dec. 12). 1-25 Structure of Internal Memory1-25 1.18.1 Program Memory 1-25 1.18.1.1 Data Memory 1-25 1.18.1.2 Internal Memory Organization (SPPU - Dec. 15). 1-25 1.18.2 1.18.2.1 Internal RAM (SPPU - Oct. 16). 1-26 1.18.2.1(A) Four Register Banks of 8 Bytes each 1-26 1.18.2.1(B) Bit Addressable Area of 16 Bytes......1-27 1.18.2.1(C) General Purpose RAM Area......1-27 1.18.2.2 Uses of Internal RAM......1-27

External Memory......1-28

~

1

1.18.3

	Ф [®] м	icrocontrollers (SPPU-E&TC)
~ 100	1.18.4	Special Function Registers (SFRs) 1-28
	1.18.5	CPU Timing and Machine Cycle 1-29
	1.18.6	Time for Execution of an Instruction
	\checkmark	Syllabus Topic : Interrupt Structure 1-30
	1.19	Interrupt Structure1-30
	1.19.1	Interrupt Service Routine 1-30
	1.19.2	Steps in Executing an Interrupt 1-30
	1.19.3	8051 Interrupt Structure
		(SPPU - May 13, Aug. 14, Dec. 15, May 16)
	1.19.3.1	Timer Flag Interrupts 1-31
	1.19.3.2	Serial Port Interrupts 1-31
	1.19.3.3	External Interrupts 1-32
	1.19.4	Interrupt Vector Addresses (SPPU - Aug. 14) 1-32
	1.19.5	Enabling and Disabling an
		Interrupt with the IE Register
		(SPPU - Dec. 13, May 15, Oct. 16) 1-32
	1.19.5.1	Steps in Enabling an Interrupt 1-33
	1.19.6	Interrupt Priority in the 8051/52
		(SPPU - Aug. 14)
	1.19.6.1	Setting interrupt Priority with the IP Register
	4 40 0 0	(SPPU - May 15, Oct. 16)
	1.19.6.2	Nested Interrupts
	1.19.7	I riggering the interrupt by Software
	1.19.8	RETLas the Last Instruction of on USB 2 1-34
	~	Svilabus Topic : Timers and its Modes
	1.20	Timers and its Modes (SPPU - Dec. 16)
	1.20.1	Timer 0 and Timer 1 Registers
	1.20.2	TMOD and TCON Registers
		(SPPU - Dec. 12, Aug, 15) 1-35
	1.20.3	Clock Source for Timer 1-37
	1.20.4	How are Timers 0 and 1 Started and Stopped ? 1-37
·.•	~	Syllabus Topic : Timer Modes of Operation 1-37
	1.20.5	Timer Modes of Operation
		(SPPU - May 13, Dec. 13) 1-37
	1.20.5.1	Mode 0 (SPPU - May 12) 1-36
	1.20.5.2	Mode 1 (SPPU - May 12, Aug. 15)1-38
	1.20.5.3	Mode 2 (SPPU - Dec. 14, Aug. 15) 1-38
	1.20.5.4	Mode 3 1-39
	1.20.6	Counter and Pulse Width Measurement (PWM) 1-40
	√	Syllabus Topic : Programming the 8051
		Timer / Counter in Mode 0 and 1 1-40
	1.20.7	Programming the 8051 Timer / Counter in
	1	Syllabus Topic : Programming the
-	· · ·	Timer in Mode 11-40
	1.20.8	Programming the Timer in Mode 1
	✓	Syllabus Topic : Delay Using Timer 1-41
	1.20.9	Mode 0 Programming 1-41
	1.20.10	Programming the Timer in Mode 2 1-41
•	✓ .	Syllabus Topic : Delay Using Interrupt 1-44

ts

6

7

7

8

B B

8

9

9

С

С

1

1

>

>

)

·第二字》,从上不同和同时的时期的问题将这些法律上的正规的公共就是这种部分,并且还是的知识的。	12 X 8 12 X 12 1
Syllabus Topic : Serial Communication and Modes	1-4 7
Serial Communication and Modes	1-47
SBUF Register	1-4 7
SCON Register (SPPU - Dec. 13, Aug. 14)	1-47
PCON Register	1-48
Modes of Serial Communication	1-48
Mode 0	1-49
Mode 1	1-49
Mode 2	1- 49
Mode 3	1-50
Summary of Serial Port Operating Modes	1-50
Baud Rate	1- 50
Generating Baud Rates for	
Serial Port Operating Modes (SPPU - Aug. 15)	1- 50
Mode 0	1- 50
Mode 1 (SPPU - Aug. 14, Aug. 15)	1-50
Mode 2	1-51
Mode 3	1- 51
Multiprocessor Communication in 8051	1- 51
Syllabus Topic : Data Transmission using Serial Port	1-52
Data Transmission using Serial Port	1-52
Importance of the TI Flag Bit	1-53
Syllabus Topic : Data Reception using Serial Port.	1-54
Data Reception using Serial Port	1-54
Importance of RI Flag	1-54
Doubling the Baud Rate	1-54
Reset	., 1- 57
Power Saving Modes of Operation	
(SPPU - Dec. 12).	1-57
Idle Mode (SPPU - Dec. 12, May 14).	1-58
Termination / Exit from Idle Mode	1-59
Power Down Mode (SPPU - Dec. 12, May 14)	. 1-59
Termination from Power Down Mode	1-60
Using Power Down Mode	. 1-60
Syllabus Topic : Overview of Instruction Set	1-60
Overview of Instruction Set	. 1-60
Addressing Modes	
(SPPU - May 12, May 13, Dec. 13, Dec. 14, May 15, Dec. 16)	1-61
Direct Addressing Mode	.1-61
Indirect Addressing Mode	.1-61
Register Addressing Mode	.1-61
Register Specific Addressing Mode	1-62

Immediate Addressing Mode 1-62

External Addressing Mode......1-62

Data Transfer Instructions 1-62

MOV <dest -byte>, <src-byte>.....1-62

MOV DPTR, #data 16.....1-64

¥ ;

1.21

1.21.1

1.21.2

1.21.3

1.21.4 1.21.4.1

1.21.4.2

1.21.4.3

1.21.4.5

1.21.4.6

1.21.5

1.21.5.1 1.21.5.2 1.21.5.3

1.21.5.4

1.21.5.5

✓

1.22

1.22.1 ✓ 1.23 1.23.1 1.23.2 1.24 1.25

1.25.1 1.25.2 1.25.3 1.25.4 1.25.5 ✓ 1.26 1.27

1.27.1 1.27.2 1.27.3 1.27.4 1.27.5

1.27.6

1.28

1.28.1

1.28.2

Table of Contents

₫°м	icrocontrollers (SPPU-E&TC)
1.28.3	MOVC A, @A+ <base register=""/> (SPPU - May 12, Dec. 13)
1.28.4	MOVX <dest-byte>, <src-byte></src-byte></dest-byte>
1.28.5	(SPPU - May 12, Oct. 18)
1.28.6	POP <direct> (SPPU - May 12)</direct>
1.28.7	XCH A. byte variable> 1-66
1.28.8	XCHD A, @Ri1-67
1.29	Arithmetic Instructions 1-67
1.29.1	ADD A, <src-byte> 1-67</src-byte>
1.29.2	ADDC A, <src-byte> (SPPU - Oct. 16) 1-68</src-byte>
1.29.3	SUBB A, <src-byte> 1-69</src-byte>
1.29.4	INC <byte> 1-70</byte>
1.29.5	INC DPTR 1-70
1.29.6	DEC <byte>1-70</byte>
1.29.7	MUL AB 1-71
1.29.8	DIV AB 1-71
1.29.9	DA A 1-72
1.30	Logical Instructions1-72
1.30.1	ANL <dest-byte>, <src-byte> (SPPU - Dec. 13) 1-73</src-byte></dest-byte>
1.30.2	ORL <dest-byte>, <src-byte> 1-74</src-byte></dest-byte>
1.30.3	XRL <dest-byte>, <src-byte> 1-75</src-byte></dest-byte>
1.30.4	CLR A 1-76
1.30.5	CPL A 1-76
1.30.6	RL A 1-77
1.30.7	RLC A (SPPU - May 13) 1-77
1.30.8	RR A 1-77
1.30.9	RRC A
1.30.10	SWAP A
1.31	Boolean Variable Manipulation Instructions 1-78
1.31.1	CLR Bit 1-78
1.31.2	SETB 1-78
1.31.3	CPL Bit 1-79
1.31.4	ANL C, <src-bit> 1-79</src-bit>
1.31.5	ORL C, <src-bit> 1-79</src-bit>
1.31.6	MOV <dest-bit>, <src-bit></src-bit></dest-bit>
1.32	Program and Machine Controls Instructions
1.32.1	ACALL addr11 (SPPU - May 12, May 13) 1-80
1.32.2	LCALL addr16 1-81
1.32.3	RET 1-81
1.32.4	REII
1.32.5	AJMF addr111-82
1.32.6	LUMP addr16
1.32.7	SJMP (61
1.32.8	JIVIT @A+DPTH
1.32.9	JZ rel. (ODDIV. May 10 New 10 Oct 10)
1.32.10	UNZ TET (SPPU - May 12, May 13, UCL 16)
1.32.11	1-84
1.32.12	08-1 JVIU

	Table of Contents
1.00.10	1 OF
1.32.13	JB DIt, rei 1-05
1.32.14	JNB bit, rel
1.32.15	JBC bit, rel 1-85
1.32.16	CJNE <dest-byte>, <src-byte>, rel.</src-byte></dest-byte>
	(SPPU - May 13)1-86
1.32.17	DJNZ <byte>, <ret-addr>1-88</ret-addr></byte>
1.32.18	NOP 1-88
1.32.19	Solved Examples 1-88
\checkmark	Syllabus Topic : Sample Programs (Assembly) 1-89
1.33	Sample Programs (Assembly) 1-89

Syllabus : Interfacing of: LEDS, Keypad, 7-segment multiplexed display, LCD, ADC 0809(All programs in assembly). Programming environment: Study of software development tool chain (IDE), hardware debugging tools (timing analysis using logic analyser)

UNIT II

Chapter	2: IO Port Interfacing - I	2-1 to 2-36
4	Syllabus Topic : Interfacing of LEDs	
2.1	Interfacing of LEDs	2-1
2.2	Interfacing DIP Switches	
2.3	Interfacing Push Button Switches to 8051	2-4
*	Syllabus Topic : Interfacing of Keypad	
2.4	Interfacing of Keypad	
2.4.1	Keyboard/Keypad	2-5
2.4.2	Key Switch Mechanism	
2.4.3	Hardware Key Debouncing	2-5
2.4.4	Software Key Debouncing	2- 6
2.4.5	Keyboard Interface Circuit	
2.4.5(A)	Non-matrix Type Keyboard	2-6
2.4.5(B)	Matrix Keyboard Interface	2-6
2.5	Interfacing of Seven Segment	
	Display Device (SSD)	2-11
√	Syllabus Topic : Interfacing of 7-segment Multiplexed Display	2-11
2.6	Interfacing of 7-segment Multiplexed Displa	y2-11
✓	Syllabus Topic : Interfacing of LCD	2-14
2.7	Interfacing of Liquid Crystal Display (LCD)	2-14
2.7.1	LCD Pin Description	2-14
2.7.1(A)	RS : Registers Select	2-15
2.7.1(B)	R/W : Read/Write	2-15
2.7.1(C)	Enable : E (It can also be denoted by EN).	2-15
2.7.1(D)	D0 - D7 or DB0 - DB7	2-15
2.7.1(E)	V_{cc},V_{ss} and V_{ee}	2-15
2.7.2	Cursor Addresses for LCDs	2-15
2.7.3	LCD Command Codes	
2.7.4	Initialization of LCD	
2.7.5	Interfacing LCD Module with 8051	
¥ .	Syllabus Topic : Interfacing of ADC 0809	
2.8	Interfacing of ADC 0809	2-22

Table of Contents

(P) Mi	crocontrollers (SPPU-E&TC)
2.8.1	ADC 0808/0809
2.8.1(A)	Principle of A to D Conversion in ADC 0808/0809 2-23
2.8.1(B)	Features of ADC 0808/0809 2-23
2.8.1(C)	Pin Configuration of ADC 0808/0809 2-23
2.8.2	Interfacing ADC 0808 to 8051 2-24
2.8.3	Steps to Program ADC 0808/0809 2-26
✓	Syllabus Topic : Programming Environment
2.9	Programming Environment2-28
•	Syllabus Topic : Study of Software Development Tool Chain (IDE) 2-28
2.10	Study of Software
· ``	Development Tcol Chain (IDE) 2-26
2.10.1	Editor 2-29
2.10.2	Assembler (SPPU - May 12, Dec. 12, Dec. 14, Aug. 15)
2.10.3	Linker
2.10.4	Compiler (SPPU - Dec. 14, Aug. 15) 2-30
2.10.5	Cross Assembler and Cross Compiler (SPPU - May 13)2-30
2.10.6	Debugger2-30
2.10.7	Emulator (SPPU - May 13, Dec. 13, Oct. 16) 2-31
2.10.8	Simulator (SPPU - Oct. 16)
2.10.8.1	Computer Configuration
	Required to Run the Simulator 2-31
2.10.8.2	Features 2-31
2.10.8.3	Modes of Simulator 2-32
2.10.9	Comparison of Assembler and Compiler
	(SPPU - Dec. 16)
2 11	Hardware Debugging Tools 2-32
2.11.1	An In Circuit Emulator (SPPU - Oct. 16)
2.11.2	Programmer. 2-33
2.11.3	Development Board 2-33
1	Syllabus Topic : Logic Analyzer (Timing Analysis using Logic Analyzer)
2.11.4	Logic Analyzer (Timing Analysis using Logic Analyzer)
	(SPPU - May 12, Dec. 12, May 13, Dec. 13)2-33
2.11.4.1	Features 2-34
2.11.4.2	Types of Logic Analyzers (SPPU - Aug. 15) 2-34
2.11.4.3	Display Methods / Formats 2-35
2.11.4.4	Applications of a Logic Analyzer 2-36

UNIT III

Syllabus : Interfacing of: DAC, Temperature sensors, Stepper motor, Motion detectors, Relay, Buzzer, Optoisolaters, Design of DAS and Frequency counter: All programs in assembly

Chapt	er 3 : Parallel Port Interfacing-II	3-1 to 3-35
\mathbf{V}_{i}	Syllabus Topic : Interfacing of DAC	3-1
3.1	Interfacing of DAC	3-1
3.1.1	DAC 0808	3-1

3.1.1.1 Pin Configuration and Functional Block Diagram 3-1 3.1.1.2 3.1.2 Interfacing DAC to 8051 3-1 ~ Syllabus Topic : Interfacing of 3.2 1 Interfacing of Stepper Motor 3-11 3.3 3.3.1 Four Step Sequence and 8 Step Sequence 3-13 3.3.2 3.3.3 3.3.4 Wave Drive 4 Step Sequence...... 3-14 3.3.5 3.3.6 Syllabus Topic : Interfacing of Motion Detector 3-18 3.4 1 Syllabus Topic : Interfacing Relays 3-19 3.5 3.6 1 3.7 3.8 Syllabus Topic : Design of Data 1 3.9 3.9.1 3.9.2 Instruments for Measuring 3.9.3 Instruments for Measuring Voltage using a Voltage Sensor Thermistor 3-23 3.9.4 3.9.5 Instruments based on Position Sensor by Proximity 3.9.6 Syllabus Topic : Design of Frequency Counter 3-31 3.10

Table of Contents

UNIT IV

Syllabus : Features, comparison & selection of PIC series as per application. PIC18FXX architecture- MCU, Program and Data memory organization, Pin out diagram, Reset operations, Oscillator options (CONFIG), BOD, power down modes & configuration bit settings, timer and its programming, Brief summary of Peripheral support, Overview of instruction set.

Chapter 4: PIC Microcontroller Architecture

		4-1 10 4-28
4.1	Introduction	
4.1.1	Harvard Architecture of	PIC Microcontroller 4-1

¢.	ficrocontrollers (SPPU-E&TC)	5
√	Syllabus Topic : Features of PIC Family of Microcontrollers	
4.1.2	Features of PIC Family of Microcontrollers	
	(SPPU - Aug. 14)	
4.1.2.1	RISC Architecture in the PIC Microcontrollers	
✓	Syllabus Toplc : Comparison and Selection of PIC Series as per Application	
4.2	Comparison and Selection of PIC Series as per Application	
4.2.1	Comparison of Features of PIC10, PIC12, PIC16, PIC18 Families (SPPU - Aug. 16)	
4.3	PIC 18F458 Features (SPPU - Dec. 12, Dec. 13, Aug. 15, Dec. 16)	
4.3.1	Flash Technology 4-4	
4.3.2	Advanced Analog Features 4-4	
4.3.3	Peripheral Features 4-4	
4.3.4	Special Microcontroller Features	
4.4	Comparison of PIC 18FXX8 Family Members 4-5	
× ·	Syllabus Topic : Pin out Diagram of PIC18F458 4-5	
4.5	Pin out Diagram of PIC18F458 4-5	
1	Syllabus Topic : PIC18FXX Architecture MCU 4-6	
4.6	PIC18FXX Architecture MCU	
	(SPPU - May 14, May 15, May 16)	
4.7	ALU (Arithmetic and Logic Unit) 4-8	
4.8	Working Register (WREG)	
	(Aug. 2014, Aug. 2015)	
√	Syllabus Topic : Program and Data Memory Organization	
4.9	Program and Data Memory Organization (SPPU - May 13, Dec. 13, May 15)	
4.9.1	Program Memory Organization	
	(SPPU - May 12, Dec. 12, May 13, Dec. 13, Aug. 14,	
	May 15, Aug 15) 4-9	
4.9.1. 1	Program Counter 4-9	
4.9.2	Data Memory Organization	
	(SPPU - May 12, Dec. 12, May 13, Dec. 13, Dec. 14,	
	May 15, Dec. 15, May 16, Aug. 16) 4-10	
4.9.2.1	Access Bank 4-11	
4.9.2.2	Bank Select Hegister (BSH) (SPPU - May 12) 4-11	
4.9.2.3	Data Memory Registers (SPPU - Dec. 15)	1
4.9.2.3(A	A) General Purpose Register File 4-12	'
4.9.2.3(E	3) Special Function Registers	'
4.10	Status Register	•
	(SPPU - Dec. 12, May 13, Dec. 13, May 14,	·
	Aug. 14, Aug. 15)	1
4 10	HOUN REVISED	1
4.12	Sidek and Sidek Fointer (SPFU - May 12)	1
4 12	Oscillator Options (CONFIG) (SDDI - Ave. 14)	4
10	Svilabus Topic : CONFIG1H Register #-15	4
4,13,1	CONFIG1H Register. 4-15	. 4
4 13 2	OSCCON Control Begister 4-15	4
T. 10.		

and the state of the state of the state of the	
4.13.3	Types of Oscillators 4-15
4.13.4	Crystal Oscillators/Ceramic
	Resonators for LP, XT, HS and HS4 Modes
4.13.5	Crystal Oscillators for EC or ECIO Modes
4.13.6	External RC Oscillator 4-16
4.13.7	External RC Oscillator with I/O Enabled
4.14	Clock / Instruction Cycle 4-16
4.14.1	Instruction Flow/Pipelining
	(SPPU - Dec. 12, Dec. 15) 4-17
4.14.2	Advantage of Pipelining 4-18
¥.,	Syllabus Topic : RESET Operations 4-18
4.15	RESET Operations 4-18
4.15.1	Power-on Reset (POR)
4.15.2	MCLR 4-19
4.15.3	Power-up Timer (PWRT) 4-19
4.15.4	Oscillator Start-up Timer (OST) 4-19
4.15.5	PLL Lock Time-out
√ .	Syllabus Topic : Brown-out Reset (BOR) or Brown-out Detection (BOD)4-19
4.15.6	Brown-out Reset (BOR) or Brown-out Detection (BOD)
	(SPPU - Dec. 2014, Aug. 2015)
4 15.7	Reset Instruction 4-20
4.16	Watchdog Timer (WDT) (SPPU - May 13, Aug. 16) 4-20
4.16.1	WDTCON : Watchdog Timer Control Register 4-20
¥	Syllabus Topic : Power Down Modes (SLEEP Mode)4-21
4.17	Power Down Modes (SLEEP Mode)
	(SPPU - Dec. 14, Aug. 16)4-21
√.,	Syllabus Topic : Configuration Bit Settings 4-21
4,18	Configuration Bit Settings 4-21
 ✓ ↓ 	Syllabus Topic : Brief Summary of Peripheral Support
4.19	Brief Summary of Peripheral Support
4.19.1	I/O Ports
4.19.2	Timers / Counters 4-23
4 19 2 1	
4. I O.E. I	TIMER 0
4.19.2.2	TIMER 0
4.19.2.2 4.19.2.3	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4 4.19.4	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4 4.19.4 4.19.4.1 4.19.4.2	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4 4.19.4.1 4.19.4.1 4.19.4.2 4.19.4.3	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4 4.19.4 4.19.4.1 4.19.4.2 4.19.4.3 4.19.4.4	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4 4.19.4.1 4.19.4.2 4.19.4.3 4.19.4.3 4.19.4.4 4.19.4.5	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4 4.19.4.1 4.19.4.1 4.19.4.2 4.19.4.3 4.19.4.3 4.19.4.4 4.19.4.5 4.19.5	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4 4.19.4.1 4.19.4.2 4.19.4.2 4.19.4.3 4.19.4.4 4.19.4.5 4.19.5 4.19.6	TIMER 0
4.19.2.2 4.19.2.3 4.19.2.4 4.19.3 4.19.4 4.19.4.1 4.19.4.2 4.19.4.3 4.19.4.3 4.19.4.5 4.19.5 4.19.5 4.19.5 4.19.6 4.19.7	TIMER 0

Table of Contents

1

ţ

ļ

ł

ţ

ţ

ŧ

Ę

10	s.e	
	Microcontrollers	(SPPU-F&TC)
المعتقبا	merecentrelete	(0110 2010)

S S

}.

Chapt	er 5: PiC18F458 Instruction Set	5-1 to 5-19
5.1	PIC18F458 Addressing Modes	5-1
5.1.1	Immediate Addressing Mode	
5.1.2	Direct Addressing Mode	5-1
5.1.3	Register Indirect Addressing Mode	5-1
5.1.4	Indexed ROM Addressing Mode	
/	Syllabus Topic : Overview of Instruction	Set 5-2
5.2	Overview of Instruction Set	
5.3	Instruction Descriptions	
5.3.1	ADDLW	
5.3.2		
5.3.3	ADDWEC	5-6
34		5-6
535	ANDWE	5-7
3.3.6	BC	5-7 5-7
337	BCE	
0.0.9		
0.3.10		
0.3.11	BINO V	
0.3.12	BNZ	
5.3.13	BOV	
5.3.14	BRA	5-8
6.3.15	BSF	5-8
5.3.16	BTFSC	5-8
.3.17	BTFSS	5-9
5.3.18	BTG	5-9
.3.19	BZ	5-9
5.3.20	CALL	5-9
.3.21	CLRF	5-10
.3.22	CLRWDT	5-10
.3.23		5-10
.3.24	CPFSEQ	5-10
.3.25	CPFSGT	5-10
.3.26	CPFSLT	5-10
.3.27	DAW	5-11
.3.28	DECF	5-11
.3.29	DECFSZ	
.3.30	DECFSNZ	5-11
.3.31	GOTO	
.3.32	INCF	
.3.33	INCFSZ	5-12
.3.34	INCFSNZ	
.3.35	IOBLW	
3.36	IOBWE	5-13
3.37	LESB	5-12
3 32	MOVEW	5-12
2 20		
3.39	MUVFF	5-13

	the first second s	
3.40	MOVLB	
3.41	MOVLW k	
3.42	MOVWF	5-14
3.43	MULLW	5-14
3.44	MULWF	5-14
3.45	NEGF	5-14
3.46	NOP	
3.47	PUSH	
3.48	POP	5-15
3.49	RCALL	
3.50	RESET	5-15
3.51	RETFIE	5-15
3.52	RETLW	5-15
3.53	RETURN	
3.54	RLCF	
8.55	RLNCF	5-16
8.56	RRCF	5-16
8.57	RRNCF	5-16
8.58	SETF	5-17
8.59	SLEEP	
.60	SUBLW	
8.61	SUBWF	5-17
.62	SUBWFB	5-18
8.63	SUBFWB	5-18
.64	SWAPF	5-18
.65	TBLRD	5-18
.66	TBLWT	
.67	TSTESZ	
.68	XORLW	5-19
.69	XORWF	
apte	r 6 : PIC Programming in C	6-1 to 6-12
	Introduction	6-1
	Data Types and Time Delays in C	6-1
		······································

6.1	Introduction	
6.2	Data Types and Time Delays in C	
6.3	Time Delays in C	
6.4	I/O Programming in C	6-4
6.4.1	Byte Size I/O	6-4
6.4.2	Bit Addressable I/O Programming	6-4
6.5	Logic Operations in C	6-7
6.6	Data Conversion Programs in C	6-8
6.6.1	ASCII Numbers	6-8
6.6.2	Packed BCD to ASCII Conversion	6-8
6.6.3	ASCII to Packed BCD Conversion	6-8
6.6.4	Checksum Byte	6 - 9
6.6.5	Binary (hex) to Decimal and	~
• •	ASCII Conversion in C18	6-9
6.7	Data Serialization in C	6-9
6.8	Program ROM Allocation in C	6-10
6.8.1	Allocating Program Space to Data	6-11
6.8.2	NEAR and FAR for Code	6-11

	₫ [®] Mi	crocontrollers (SPPU-E&TC)
	6.8.3	Pragma and Allocating a Fixed Address to Data and Code
	6.9	Data RAM Allocation in C 6-11
	6.9.1	NEAR and FAR for Data 6-12
	6.9.2	Putting Data in a Specific RAM Address 6-12
,	6.9.3	Overlay Storage Class 6-12
	Chapte	r 7 : Timers and its Programming 7-1 to 7-14
.,	✓	Syllabus Topic : Timers / Counters
	7.1	Timers / Counters
	7.2	Prescaling of PIC Timers (SPPU - May 13)
	7.3	Timer 0
	7.3.1	Timer 0 Block Diagram (SPPU - Dec. 14, May 15) 7-1
	7.3.2	Timer 0 Registers
	7.3.3	T0CON (Timer 0 Control) Register
	7.3.4	TMR0IF Flag Bit
	7.4	Timer 1 (SPPU - Dec. 14, May 15)
	7.4.1	Timer 1 Block Diagram
	7.4.2	Timer 1 Registers
	7.4.3	Timer 1 Control Register (T1CON)
		(SPPU - Dec. 15)
	7.4.4	TMR1IF Flag Bit7-6
	7.5	TIMER 2 (SPPU - Dec. 14, May 15)
	7.5.1	Timer 2 Block Diagram
	7.5.2	Timer 2 Registers and TMR2IF Flag 7-6
	7.5.3	Timer 2 Control Register (T2CON)
	76	(SPPU - Dec. 15)
	7.0	Timer 3 Block Diagram
	762	Timer 3 Control Begieter (T3CON)
	√.0.2	Sylights Topic : Programming the PIC19 Timers 7-9
	77	Programming the PIC18 Timers 7-9
	771	Programming the Timer 0 in 8/16 Bit Mode 7-9
	7.7.2	Timer 1 Programming
	7.7.3	Counter and Pulse Width Measurement 7-12
	774	Timer 2 and Timer 3 Programming 7-12
	· · · · ·	

UNIT V

Syllabus : Port structure with programming, Interrupt Structure (Legacy and priority mode) of PIC18F With SFRS. Interfacing of LED, LCD (4&8 bits), and Key board, use of timers with interrupts, CCP modes: Capture, Compare and PWM generation, DC Motor speed control with CCP: All prógrams in embedded C.

Chapter 8 : I/O Port Programming 8-1 to 8-7

✓	Syllabus Topic : Port Structure with Programm	ing 8-1
8.1	Port Structure with Programming (SPPU - Dec. 14, May 16)	8-1
8.2	TRIS Register	8-2
8.2.1	Reading a Pin WhenTRISx = 1 (Input)	
8.2.2	Writing to a Pin When TRISx = 0 (Output)	8-3
8.3	Reading LATx for PORTS	8-4

T - L I		^	· · · · ·
Iani	ດຳດາ	(COR	itante
lau	U	001	

8.4	Port A (SPPU - Dec. 14, May 16)	8-4
8.4.1	Port A as Simple Input Port	
8.4.2	Port A as Output	8-5
8.5	Port B (SPPU - Dec. 14, May 16)	
8.5.1	Port B as Input Port	
8.5.2	Port B as Output	
8.6	Port C (SPPU - Dec. 14, May 16)	
8.6.1	Port C as Input	8-5
8.6.2	Port C as Output	
8.7	Port D (SPPU - Dec. 14, May 16)	
8.7.1	Port D as Input	
8.7.2	Port D as Output	
8.8	Port E (SPPU - Dec. 14, May 16)	8-6
8.9	Port Status Upon Reset	
Chapte	er 9 : Interrupt Structure of PIC18F	9-1 to 9-11
9.1	Interrupts Vs Polling	9-1
9.2	Interrupt Service Routine (ISR)	
	(SPPU - Dec. 16)	9-1

1

9.2	Interrupt Service Routine (ISR)
	(SPPU - Dec. 16)
9.3	Steps in Executing an Interrupt9-1
✓	Syllabus Topic : Interrupt Structure
	(Legacy and Priority Mode) of PIC with SFRs
9.4	Interrupt Structure (Legacy and Priority Mode)
	of PIC with SFRs (SPPU - Dec. 15, Dec. 16)
9.4.1	Timer Flag Interrupts9-3
9.4.2	Serial Port Interrupts9-3
9.4.3	External Hardware Interrupts9-3
9.4.4	PORT B-Change Interrupts9-3
9.5	Enabling and Disabling an Interrupt9-3
9.6	Steps in Enabling an Interrupt9-3
9.7	PIC18 Interrupt Programming in
	C Using C18 Compiler
✓.	Syllabus Topic : Use of Timers with Interrupts
9.8	Use of Timers with Interrupts9-4
9.9	Programming External Hardware Interrupts
9.10	Programming the Serial Communication
	Interrupts
9.11	Port B-Change Interrupt9-9
9.12	Setting the Interrupt Priority
9.13	Interrupt Inside an Interrupt
9.14	Triggering the Interrupt by Software
9.15	Interrupt Latency
9.16	Fast Context Saving in Task Switching

Chapter 10 : Interfacing of Switches, Keyboard, LED

and LCD 10-1 to 10-31

0.1	Interfacing of Switches10-1
	Syllabus Topic : Interfacing of Keyboard 10-1
0.2 .	Interfacing of Keyboard10-1
0.2.1	Key Switch Mechanism and Key Debouncing 10-1

<u> Mi</u>	crocontrollers (SPPU-E&TC)
10.2.2	Hardware Key Debouncing
10.2.3	Software Key Debouncing 10-2
10.3	Keyboard Interface Circuit
10.3.1	Non-matrix Type Keyboard 10-2
10.4	Matrix Keyboard Interface 10-3
√	Svliabus Topic : Interfacing of LED
10.5	Interfacing of LED
10.5 1	LED Displays
10.5.2	Seven Segment Display (SSD)
10.5.2	Multipleved Display (SSD)
10.5.5	Svilebus Topic : Interfacing Liquid
•	Crystal Dicplay (LCD) to PIC18F458
10.6	Interfacing Liquid Crystal Display
	(LCD) to PIC18F458
10.6.1	LCD Pin Description 10-13
10.6.1.1	RS : Registers Select 10-13
10.6.1.2	R/W : Read/Write10-13
10.6.2	Cursor Addresses for LCDs 10-14
10.6.3	LCD Command Codes 10-14
10.6.4	Initialization of LCD 10-16
10.6.5	Interfacing LCD Module with PIC18F458 10-16
Chapter	11 : CCP Programming 11-1 to 11-14
1	Syllabus Topic : CCP Modes 11-1
11.1	CCP Modes 11-1
11.2	CCP Timer Resources 11-1
11.3	CCP Registers 11-1
11.3.1	CCP1CON Control Register (SPPU - Dec. 14) 11-1
11.3.2	CCPR High and Low Registers 11-2
11.3.3	10 bit Duty Cycle Register 11-2
√	Syllabus Topic : Compare Mode 11-2
11.4	Compare Mode (SPPU - Dec. 14, Dec. 16) 11-2
11.4.1	Steps for Programming in Compare Mode 11-3
√	Syllabus Topic : Capture Mode 11-4
11.5	Capture Mode (SPPU - Dec. 16) 11-4
11.5.1	Steps for Programming in Capture Mode 11-5
11.5.2	Measuring Period of a Pulse 11-5
v 44.0	Syllabus Topic : PWM Mode
11.6	PWM Mode (SPPU - Dec. 15)
11.6.1	Period of PWM
11.6.2	Duty Cycle of PWM
11.0.3	Generation 11-6
11.7	DC Motor Control
11.7.1	Unidirectional Control 11-8
11.7.2	Bidirectional Control 11-8
11.7.3	Interfacing DC Motor using L293 H-Bridge 11-9
11.7.4	Pulse Width Modulation (SPPU - Dec. 16) 11-11
11.7.5	DC Motor Control using Opto-Isolator (SPPU - Dec. 15)
11.7.5 √	DC Motor Control using Opto-Isolator (SPPU - Dec. 15)

,F

5

5

5

5 5

5

5

5

6

6

UNIT VI

Syllabus : Basics of Serial Communication Protocol: Study of RS232,RS 485, I2C,SPI, MSSP structure(SPI & I2C),UART, Sensor interfacing using ADC, RTC(DS1306) with I2C and EEPROM with SPI. Design of PIC test Board, Home protection System: All programs in embedded C.

Chapter 12: MSSP Structure, UART and **Interfacing Serial Port** 12-1 to 12-45 12.1 Types of Communication Systems 12-1 12.1.1 Serial Transmission Formats 12-2 12.2 Asynchronous Data Transfer 12-2 12.2.1 Synchronous Data Transfer 12-2 12.2.2 12.2.3 Comparison of Asynchronous and Synchronous Format12-3 Baud Rate 12-4 1224 ✓ Syllabus Topic : Study of RS 232 12-4 Study of RS 232...... 12-4 12.3 Signals used in RS23212-5 12.3.1 Hardware Specifications or Features......12-6 12.3.2 12.3.3 12.3.4 Data Transmission and Reception using RS232C 12-7 ✓ Syllabus Topic : RS-485 12-7 Study of RS-485...... 12-7 12:4 Features for Drivers 12-8 12.4.1 Features for Receivers 12-8 12.4.2 Specifications of the RS485.....12-8 12.4.3 12.4.4 Versions of RS 485...... 12-9 Advantages of RS485 Over RS232 12-9 12.4.5 ✓ 12.5 12.5.1 I²C Bus Terminology12-10 12.5.2 12.5.3 12-11 I²C Signals Conditions 12.5.4 12.5.5 Start and Stop Conditions 12-11 12.5.6 12.5.6.1 Acknowledge......12-12 12.5.6.2 12.5.7 Addressing I²C Devices 12-14 12.5.8 Complete Data Transfer 12-14 12.5.9 12.5.10 Fast-Mode......12-16 12.5.11 10-BIT Addressing 12-16 12.5.12 HS Mode (High-speed mode) 12-16 12.5.13 12.5.14 Advantages 12-17 12.5.15 Disadvantages 12-17

Table of Contents

₫°м	icrocontrollers (SPPU-E&TC)
12.5.16	Applications
1	Syllabus Topic : Study of SPi
	(Serial Peripheral Interface) 12-18
12.6	Study of SPI (Serial Peripheral Interface)
	(SPPU - Dec. 16)
12.6.1	Features of SPI Bus 12-18
12.6.2	Standard Naming Convention in SPI 12-18
12.6.3	Clock Polarity and Clock Phase 12-18
12.6.4	Applications 12-20
12.7	Comparison between I ^C C and SPI
	(SPPU - May 15, Dec. 15, May 16)
* 100 ⁻¹	Synabus Tepic : MSSP Structure
12.0	(SPPU - Dec. 14, May 15, Dec. 15, May 16) 12-20
~	Svliabus Topic : MSSP-SPI Mode
12.9	MSSP-SPI Mode (SPPU - Dec. 14. May 15.
	Dec. 15, May 16, Dec. 16) 12-20
12.9.1	MSSP Status Register (SSPSTAT) 12-21
12.9.2	SSPCON 1 : MSSP Control Register 1 12-21
12.9.3	SSPBUF and SSPSR Registers 12-22
12.9.4	SPI Operation 12-22
12.9.5	SPI Master Mode 12-22
12.9.6	SPI Slave Mode 12-23
✓	Syllabus Topic : MSSP - I2C Mode 12-24
12.10	MSSP - I2C Mode (SPPU - Dec. 14, May 15,
	Dec. 15, May 16, Dec. 16) 12-24
1 2.10.1	Registers for I2C Operation 12-25
12.10.2	MSSP Transmit/Receive Buffer (SSPBUF)
	and MSSP Shift Register (SSPSR) 12-25
12.10.3	MSSP Status Register (SSPSTAT) 12-25
12.10.4	MSSP Control Register 1 (SSPCON 1) 12-26
12.10.5	SSPCON2 Register 12-26
12.10.6	MSSP Address Register
12.10.7	I2C Master Mode 12-27
12.10.8	Baud Rate Generator 12-27
12.10.9	I2C Master Mode Start Condition Timing 12-27
12.10.10	I2C Master Mode Repeated
12 10 11	Master Mode Transmission 12-28
12.10.11	Master Mode Presention 12-20
12.10.12	Stop Condition Timing
12.10.13	i2C Slave Mode 12-30
12.10.14	Slave Addressing
12.10.15	Becention in Slave Mode 12-30
12.10.10	Transmission in the I2C Slave Mode 12-30
12.10.17	Multi-Master Mode 12-31
12.10.10	PIC18 Connection to BC222 12-21
10.10	Interfacing DC to DIC19 using DS232 Standard 12-31
√ √	Svilabus Topic : Interfacing Serial Port and
	USART (UART)
12.13	Interfacing Serial Port and USART (UART) 12-32

12.13.1	SPBRG Register
12.13.2	TXREG Register 12-34
12.13.3	RCREG Register12-34
12.13.4	TXSTA (Transmit Status and Control Register) 12-34
12.13.5	RCSTA (Receive Status and Control Register) 12-34
12.13.6	PIR1 Register12-35
12.14	USART Asynchronous Mode 12-35
12.15	UART Asynchronous Transmitter 12-35
12.15.1	Setting up Asynchronous Transmission 12-36
12.16	UART Asynchronous Receiver 12-37
12.16.1	Setting up Asynchronous
	Reception without Address Detect Mode 12-38
12.16.2	Setting up Asynchronous
	Reception with Address Detect 12-38
12.17	Programming the PIC18 to Transfer Data Serially 12-39
12.18	Programming the PIC18 to Receive Data Serially 12-41
12.19	Quadrupling the Baud Rate in PIC18 12-43
12.19.1	Baud Rates with BRGH = 0 12-43
12.19.2	Baud Rates with BRGH = 1 12-43
12.20	Baud Rate Error Calculation 12-45
Chapte	13 : Interfacing ADC-DAC 13-1 to 13-13
13.1	Interfacing DAC, ADC and Sensors
13.2	DAC 0808 and its Interfacing
	with PIC Microcontroller 13-1
13.2.1	Features of DAC 0808 13-1
13.2.2	Pin Configuration and
	Functional Block Diagram13-1
13.2.3	Interfacing DAC to PIC1813-2
13.3	PIC18F458 ADC Features and Programming13-4
13.3.1	ADCON0 Register
13.3.2	ADCONI Pagister 12.7
1233	ADCONT Register
10.0.0	A/D Conversion Time
13.3.4	A/D Conversion Time

Table of Contents

Syllabus Topic : Temperature Sensor ✓ Interfacing using ADC 13-12 Temperature Sensor Interfacing using ADC......13-12 13.4

Chapter 14 : Interfacing RTC and EEPROM

	with I2C and SPI	14-1 to 14-21
/	Syllabus Topic : DS1307 RTC with I2C.	
4.1	DS1307 RTC with I2C	
4.2	Features of DS1307 RTC (SPPU - May 1	16) 14-1
4.3	Pin Diagram of DS1307 RTC	
4.4	DS1307 Operation	
4.5	RTC and RAM Address MAP	
4.6	Clock and Calendar	
4.7	Control Register	
4.8	2-Wire Serial Data Bus (I2C)	

	L 41	
Y	Microcontrollers	(SPPU-E&IC)
		(

2 3 2

Table of Contents

14.8.1	Acknowledge	
14.8.2	Types of Data Transfer 14-5	
14.9	Operating Modes 14-5	
14.10	Interfacing DS1307 with PIC18	
	(SPPU - May 15, Dec. 15, May 16, Dec. 16) 14-6	
\checkmark	Syllabus Topic : DS1306 RTC with SPI 14-8	
14.11	DS1306 RTC with SPI 14-8	
14.11.1	Pin Description of DS1306 14-9	
14.11.2	Address Map of DS1306 14-9	,
14.11.3	Time and Date Address Location 14-10	
14.11.4	Power Supply Configurations 14-11	
14.11.5	Control Register 14-11	
14.11.6	Status Register 14-11	
14.11.7	Interfacing DS1306 with PIC18	
	Microcontroller using MSSP Module 14-11	
v	Syliabus Topic : EEPROM 24LC128 Using I2C 14-13	
14.12	EEPROM 24LC128 Using I2C 14-13	
14.12.1	Features of 24LC128 14-14	

14.12.2	Pin Description 14-12	1
14.12.3	I2C Bus Protocol	1
14.12.4	Control Byte Format	5
14.12.5	Byte Write Operation	3
14.12.6	Page Write 14-16	3
14.12.7	Write Protection	7
14.12.8	Read Operation14-17	7
14.12.8.1	Current Address Read	,
14.12.8.2	Random Read14-17	,
14.12.8. 3	Sequential Read	3
14.13	PIC Interfacing to EEPROM	
	24LC128 using MSSP Module14-18	}
	Syliabus Topic : Design PIC Test Board 14-20) .
14.14	Design PIC Test Board 14-20)
/	Syllabus Topic : Home Protection System)
14.15	Home Protection System)
Lab	ManualL-1	
		1

Microcontrollers (SPPU-E&TC)

Table of Contents

8051 Programs

Program No.	Name of the Program	Page No.
Ex. 1.18.1	Write instructions for selecting bank 1 of 8051 Microcontroller.	1-27
Ex. 1.18.2	Write code for selecting bank 2 of 8051.	1-27
Ex. 1.18.3	If oscillator frequency of 8051 is 10 MHz, then what is the time required for one machine cycle ?	1-30
Ex. 1.19.1	 Program the 8051 to (i) Enable timer 0 interrupt, serial interrupt and external hardware interrupt (EX1) (ii) Disable all the interrupts using a single instruction (iii) Disable the Timer 1 interrupt. 	1-33
Ex. 1.19.2	Program IP register to assign the highest priority to INT1.	1-34
Ex. 1.19.3	If IP register is loaded with 0CH, write down the sequence in which interrupts are serviced.	1-34
Program 1.20.1	Indicate the mode in which the timer will be operated after the execution of thefollowing instructions :(i)MOV TMOD, #20H(ii)MOV TMOD, 02H	1-40
Program 1.20.2	Estimate the timer's clock frequency and its period, for the 8051 based system that has clock frequency of 16 MHz.	1-40
Program 1.20.3	Describe various modes of Timer in 8051. Find out Hex number to be loaded in TH0, to produce delay of 4.096 msec in mode '0' operation. Assume clock frequency of 12 MHz.	1-40
Program 1.20.4	Assuming that XTAL = 11.0592 MHz, write a program to generate a square wave of 2 KHz frequency on pin 1.5.	1-40
Program 1.20.5	Describe the values to be loaded in TH, TL and TMOD on register for delay calculations of 1 msec using timer 1. (Assume oscillatory frequency 10 MHz).	1-41
Program 1.20.6	Calculate the hexadecimal values to be loaded in TH, TL and TMOD register for delay calculations of 1 msec using Timer 1 in mode 1. (Assume input frequency = 12 MHz).	1-41
Program 1.20.7	Compute the frequency of the square wave generated on P1.5 in the following program.	1-42
	Label Instruction MOV TMOD, #20H MOV TH1, #4H SET TR1 JNB TF1, L1 BACK : CPL P1.5 CLR TF1 SJMP BACK	
Program 1.20.8	Write an assembly language program for 8051 such that LED connected to port P1.0 will flash at a rate 0.5 sec rate when line P2.3 goes high use timer 0 for generating delay.	1-42
Program 1.20.9	Write an assembly program for counting the pulses on P3.5 pin (T1) and display the hex count on P0 (LSB) P1(MSB).	1-42
Program 1.20.10	Write an assembly program to generate a square wave of 10 KHz with timer 0 on Port pin.	1-43
Program 1.20.11	Write a program to generate frequencies of 2 KHz and 10 KHz on pins P0.0 and P0.1 respectively. Assume crystal frequency = 12MHz.	1-43
Program 1.20.12	Write an assembly program to switch 'on' or 'off' a LED connected on P1.5 when external interrupt \overline{INTO} is activated.	1-43
Program 1.20.13	Write an assembly language program for 8051 to generate a delay of 1msec using 12MHz crystal.	1-43
Program 1.20.14	Write a program to generate a square wave of frequency 1KHz and 75% duty cycle at pin P1.0 using 8051 microcontroller. Assume microcontroller is operating at 6 MHz.	1-44

11

Microcontrollers (SPPU-E&TC)

nts

).

}.

1

;

;

e satsatsiiriin

Program No.	Name of the Program	Page No.
Program 1.20.15	If the crystal frequency of 8051 is 12 MHz, write its assembly language program to do the following : Generate a delay of 2 ms.	1-44
Program 1.20.16	Write a program to generate square wave with 50% duty cycle from P1.5 (use timer 0) (Total time period = $30.38 \mu s$) (clock frequency 11.0592 MHz)	1-45
Program 1.20.17	Write a following programs (Use 8051 µc)	1-45
	 (i) Create a square wave of 50% duty cycle on bit 0 of port 1. (ii) Create a square wave of 66% duty cycle on bit 3 of port 1 	
Program 1.20.18	Assume crystal frequency of 12 MHz to 8051 microcontroller, write assembly language program to generate square wave of 1 KHz on port bit P1.0 using timer 1 interrupt.	1-46
Program 1.20.19	Four outputs of a BCD switch are connected to pins of port P1 and corresponding seven segment code is to be displayed using port 2. Write assembly language program for 8051 to read switch (number) and display in seven segment format using look up table method. Assume look up table for code is located from address 4000H (ROM).	1-46
Program 1.20.20	Using Timer auto reload mode of 8051 generate a square wave of 2 KHz on port pin 1.0, using interrupt technique. Write an assembly language program for the same. Assume crystal frequency to be 11.0592 MHz.	1-46
Program 1.22.1	Write the assembly language program for 8051, to send one byte of data serially with baud rate of 1200. The oscillator frequency is 12 MHz. Assume suitable mode for serial port.	1-52
Program 1.22.2	Write an assembly language program to send message 'WELCOME' to COM port of PC at 4800 baud rate. Assume XTAL frequency = 11.0592 MHz.	1-53
Program 1.22.3	Write a program to transmit letter 'A' to serial COM port using 8051 at 9600 baud rate. Assume XTAL = 11.0592 MHz.	1-53
Program 1.23.1	Write an 8051 assembly language program to receive bytes serially with baud rate of 2400, 8 bit data and 1 stop bit. Simultaneously send the received character bytes to port 2.	1-54
Program 1.23.2	Write an assembly program to take data from ports 0 and 1, one after the other and transfer data serially continuously.	1-54
Program 1.23.3	Write an assembly program to receive the data which has been sent in serial form and send it out to port 2 in parallel form continuously.	1-55
Program 1.23.4	Write an 8051 program to transfer WELCOME serially at 9600 baud rate (8-data bits and 1 stop bit) Do this continuously.	1-55
Program 1.23.5	Write instructions to initialize serial port in mode 1 with baud rate of 4800 and crystal frequency of 11.059 MHz.	1-55
Program 1.23.6	Explain mode 1 and mode 2 of serial port in 8051. Write instructions to initialize serial port in mode 2 with baud rate of 9600.	1-55
Program 1.23.7	Write an assembly language program to transmit "MMA" serially at baud rate 9600 continuously.	1-56
Program 1.23.8	Write an assembly language program to transfer the message "HELLO" serially at 9600 baud rate, 9 bit data and 1 stop bit for 8051.	1-56
Program 1.23.9	Write a program to receive message from PC to 8051. Message string is "Hello". After this microcontroller sends message to PC "Fine".	1-56
Ex. 1.32.1	Write instructions to	1-88
	(i) Read from external program memory at address 0200H.	
	(ii) Write to external program memory at address 6000H in 8051 microcontroller.	
Ex. 1.32.2	Write an instruction to clear the bit, which has address 001h.	1-89
Ex. 1.32.3	Name four bit addressable instructions of 8051,	1-89
Ex. 1.32.4	For a 8051 system of 11.0592 MHz, find how long it takes to execute each of the following instructions : (a) DEC R3 (b) SJMP.	1-89
Program 1.33.1	Write assembly language program to add two sixteen bit numbers stored at locations 30 H and 32 H and store the result from location 40 H onwards.	1-89
Program 1.33.2	Write assembly language program for adding two, 16 bit numbers stored in external memory location from A000H and result to be stored in external memory locations from B000H.	1-89

| |

🐘 Program No. –	Name of the Program	Page No.
Program 1.33.3	Write an assembly language program of 8051 to unpack the BCD no. stored at 30 H	1-90
	location. Store the MSB digit at memory location 41 H and LSB digit at memory	, ,
-	location 40 H. Draw the flowchart for same.	,
Program 1.33.4	Write an assembly language program for 8051 to unpack the BCD number stored at	1-90
	(LSB) and 41H (MSB).	
Program 1.33.5	Program to multiply two unpacked BCD numbers	1-90
Program 1.33.6	To add Block of data.	1-91
Program 1.33.7	Write assembly language program to add 10, 8 bit nos. stored from starting location	1-92
· · · · · · · · · · · · · · · · · · ·	50 H and store result at 65 H and 66 H.	
Program 1.33.8	Write an assembly language program of 8051 to add 8 bytes. The numbers are stored	1-93
Dream 1 00 0	In memory location starting from 80H onwards and store result at 60H and 61H.	4.00
Program 1.33.9	from address 40H onwards. Store the result in location 60H (LSB) and	1-93
	61H (MSB).	
Program 1.33.10	Write a Program to add 10 bytes in external RAM. Assume starting location of block is	1-93
-	5000h. Assume the sum to be 8-bit. Store the result at memory location 6000h.	
Program 1.33.11	Transfer a block of N bytes from source to destination (Non overlapped block transfer).	1-93
Program 1.33.12	Transfer a block of N bytes from source in external memory to destination in internal	1-94
December 1 00 10	memory. (Non overlapped block transfer)	4.05
Program 1.33.13	8000H onwards to the location C000H onwards and vice-versa	1-95
Program 1.33.14	Write assembly language program for 8051 to move 30 bytes of data from external	1-95
	RAM at address 2000.H to internal RAM located at 40 H as starting address.	1 00
Program 1.33.15	ADD two 8 bit numbers.	1-96
Program 1.33.16	Subtract two 8 bit numbers.	1-96
Program 1.33.17	An array of 10 numbers is stored at location 5000H onwards. Write an assembly	1-96
	language program to arrange the numbers in ascending order in the same array.	·
Program 1.33.18	Multiply two 8 bit numbers.	1-97
Program 1.33.19	Program for Binary-Gray conversion.	1-98
Program 1.33.20	Write a Program to transfer a string "PUNE" located at memory location 250h to memory location 350h.	1-98
Program 1,33.21	Write an assembly language program to move a block of 20 bytes of data from source	1-99
	to destination. The source block start from memory location 30 H and destination block	
Program 1 33 22	Program for checking the parity of number is odd or even	1.00
Program 1 33 23	To find the factorial of a number	1-100
Program 1 33 24	Write assembly language program for finding out factorial of decimal no. 8	1-100
Program 1.33.25	Find the contents of Register A after execution of following set of instructions	1-101
i rogram nooizo	MOV A. #6AH	1-101
	MOV R4. #6EH	
	XRL A, R4	
·	CLR C	
	MOV A, #4DH	
· · · ·	SWAP A	1.
	RRC A	
	RRC A	
·.	RRC A	
Brogram 1 00 00	HHC A	4.465
Program 1.33.26	Write an assembly language program to obtain 1's complement of the given number.	1-102
Fiogram 1.33.27	in memory locations 50h and 51h.	1-102
Program 1.33.28	Write assembly code to select R7 register from bank 3 to store hex value 08h available	1-102
	in RAM memory location 20h.	
Ex. 2.1.1	Port 1 of 8051 is to be connected to two on-off switches and two LEDs. It is required to	2-1
	sense the status of the switches and indicate it through the LEDs.	
	write a program to achieve this task and give the essential interfacing details.	

Program No.	Name of the Program	Page N
Ex. 2.1.2	Write an assembly language program to interface an LED to pin P1.0 and flash it after every 1 ms. Assume XTAL = 11.0592 MHz.	2-2
Ex. 2.1.3	Design a 8051 based system to blink a LED at a frequency of 1Hz using interrupts. Also write the corresponding assembly program.	2-2
Ex. 2.3.1	A switch is connected to pin P2.0 and an LED to pin P2.4. Write a program to get the status of the switch and send it to the LED.	2-5
Ex. 2.4.1	Interface a simple keyboard to microcontroller 8051.	2-7
Ex. 2.4.2	A 4×4 matrix keyboard is connected to two ports of 8051 microcontroller. Draw the flowchart for determining which key is pressed and obtain scan code from look-up table.	2-7
Ex. 2.4.3	Explain how microcontroller can be interfaced with keyboard. Draw flowchart for reading the code of key that has been pressed.	2-9
Ex. 2.6.1	Write a program to display message on an 8 bit 7 segment LED display that is interfaced through Port 1 and Port 3 of 8051.	2-13
Ex. 2.7.1	Interface 2 line, 16 character LCD display to 8051 / 8951 using only one port. Write assembly language program to display message 'HELLO' on line 2 of LCD.	2-17
Ex. 2.7.2	Write a program to display message "MICRO" using busy flag check method on line 1. OR Draw and explain interfacing diagram for 20 × 2 LCD module. Write a program to display 'MICRO' message on LCD module.	2-18
Ex. 2.7.3	Interface intelligent LCD module to 8951 / 8051 microcontroller. Explain interface signals. Write assembly language program to display "UNIVERSITY" on line 1 and "OF PUNE" on line 2 of LCD.	2-19
Ex. 2.7.4	Interface a 2 line , 16 character LCD display to 89C51 using four data pins only. Write a program to display " LCD Interfacing " on line 2 of LCD using busy check flag.	2-20
Ex. 2.7.5	Interface a 2 line ,20 character LCD display to 89C51 using four data pins only. Write a program to display "Ohmic Memory Avail " on line 2 of LCD using busy check flag.	2-21
Ex. 2.8.1	Write an assembly language to perform A/D conversion ADC 0808.	2-26
Ex. 2.8.2	Interface 8 bit, 8 channel ADC to 8051. Write assembly language program to convert CH0, CH3 and CH7 and store the result in external memory location starting from C000 H. Repeat procedure for every 1 sec.	2-26
Ex. 2.8.3	Write assembly language program to take 20 samples from ADC and store it in RAM location starting at 50H address.	2-28
Ex. 3.1.1	Design a 8051 based system to interface DAC. Write the C and an assembly language programs to generate. (i) Triangular wave (ii) Sinusoidal wave (iii) Trapezoidal wave	3-2
Ex. 3.1.2	Draw the hardware interfacing connections between 8051 and DAC0808. Write an assembly language program to obtain a five step staircase waveform at analog output of DAC.	3-7
Ex. 3.1.3	Write an assembly language program for square wave generation. OR Draw the block diagram for interfacing DAC 0808 with 8051 microcontroller. Write an assembly language program to generate square wave.	3-7
Ex. 3.1.4	Write a program to generate a sawtooth waveform for 8051. Draw flowchart.	3-8
Ex. 3.2.1	Assume P1 is an i/p port connected to a temperature sensor. Write a program to read the temperature and test it for the value 75. According to the rest results, place the temperature value into the resisters indicated by the following :	3-8
	If T = 75 then A = 75 ; If T < 75 then R1 = T ; If T > 75 then R2 = T	

nts

الاروبية (1) الأروبية (1)

Microcontrollers (SPPU-E&TC) **Table of Contents** 15 Page No. Program No. Name of the Program Ex. 3.2.2 Initialize port 0 as an input port and write a program to read the temperature from 3-8 temperature sensor connected to P0. Design a 8051 based system to interface LM35 using ADC. Write the corresponding 3-9 Ex. 3.2.3 Assembly program to display the temperature on LCD 3-12 Ex. 3.3.1 Draw 8051 connection to stepper motor and code a program to continuously rotate it. 3-14 Ex. 3.3.2 Write an assembly program to rotate a motor 117° in clockwise direction. The motor has a step angle of 1.8° Ex. 3.3.3 Write an assembly program to rotate the stepper motor clockwise if P1.0 = '1' and 3-14 anticlockwise if P1.0 = '0'. Ex. 3.3.4 A switch is connected to pin P2.7. Write Assembly language program to rotate 3-14 4-winding stepper motor. (1)If switch = 0, the stepper motor rotate in clockwise If switch = 1, the stepper motor rotate in anticlockwise. (2)Ex. 3.3.5 Write a program to rotate the stepper motor clockwise using the wave drive 4 step 3-15 sequence. Use the sequence values saved in program ROM locations. Design a 6051 based system to interface stepper motor. Write the corresponding Ex. 3.3.6 3-15 assembly language program to control the stepper motor using keyboard of the PC - 'c' key to START motor in clockwise direction. - 't' key STOP the motor. - 'a' key to START motor in anticlockwise direction. - 'f' key for increasing the speed (fast). - 's' key for decreasing the speed (slow). Interface 8051 to PIR sensor, switch on LED connected to P2.3 on if motion is detected 3-18 Ex. 3.4.1 and switch off LED if no motion is detected. Ex. 3.4.2 Design Microcontroller based path follower. 3-18 Ex. 3.7.1 Let bit P3.1 be an input bit. It represents the condition of a microwave oven. If bit is set, 3-20 it indicates that the oven is hot. Monitor the bit continuously. Whenever it goes high, send a high-to-low pulse to port P1.2 to turn on a buzzer. Ex. 3.9.1 Design a Digital Thermometer to display the Temperature in Celsius. The range of 3-25 temperature is from 0 to 100°C. Design a system to calculate and display the weight using load cell using 89C51/PIC 3-27 Ex. 3.9.2 microcontroller along with suitable signal conditioning circuit. Display the weight on LCD interfaced to the microcontroller. Draw the complete block diagram and flow chart. Also write the algorithm and program for the system. Design a system to measure a speed of DC Motor. Display the speed on Seven-Ex. 3.9.3 3-31 Segment Display. Design 3.10.1 Design a 8051 based counter to count the number of pulses on the timer pin in one 3-31 second, and hence get the frequency. Display the count on LCD. Write the

PIC18 Programs

corresponding assembly program.

Program No.	Name of the Program	Page No.
Program 1	Write a C program to send values 00H-FFH to port A.	6-1
Program 2	Write a C program to send hex values for ASCII characters 0, 2, 3, 5, 6, A, B, C, D to Port B.	6-1
Program 3	Write a C program to send values of - 5 to + 5 to Port A.	6-2
Program 4	Write a C program to toggle all bits of Port C 50,000 times.	6-2
Program 5	Write a C program to toggle all the bits of Port A continuously with a 250 ms delay. Assume that the system is $PIC18F458$ with XTAL = 10 MHz.	6-2
Program 6 .	Write embedded C program to blink LED connected to port of PIC.	6-2
Program 7	Write a C program to toggle all bits of Ports B, C, D continuously with a 250 ms delay. Assume XTAL = 10 MHz.	6-3
Program 8	Write a program in C for PIC to toggle alternate the bits of port B continuously with a 250 ms delay.	6-3

	Microcontrollare	(ODDILETTO)	
1	Microcontrollers	(OFFU=CAIU)	

ents

e

Program No.	Name of the Program				
Program 9	Write a program in C for PIC to toggle all the bits of port C continuously with a 200 ms delay.	6-3			
Program 10	LEDs are connected to the bits in Port A and Port D. Write a C18 program that shows the count from 0 to FFH on the LEDs.				
Program 11	Write a C18 program to read the data from Port A and give it to Port B after a small delay.				
Program 12	Write a C program to get a byte of data from Port C. If it is less than 1000, send it to Port B otherwise send it to Port D.				
Program 13	Write a C program to toggle only bit RA3 continuously without disturbing the rest of bits of Port A.	6-5			
Program 14	Write a C18 program to monitor bit PC5. If it is high send 55H to Port D otherwise send AAH to Port B.	6-5			
Program 15	Write a C program to turn bit 6 of Port D on and off 50,000 times.	6-5			
Program 16	Write a C program to get the status of bit RB6 and send it to RC7 continuously.	6-5			
Program 17	A door sensor is connected to the RD0 pin and a buzzer is connected to RC6. Write a C18 program to monitor the door sensor and when it opens, sound the buzzer. The buzzer can be sound by sending a square wave of few hundred Hz to it.				
Program 18	Write embedded C program to implement HEX counter on port and display the count.	6-6			
Program 19	Write a C program to toggle all the bits of Port B, Port C and Port D continuously with a delay. Use the inverting operator.	6-7			
Program 20	Write a C program to toggle all the bits of Port B, C and D continuously with a delay. Use EX-OR operator.	6-7			
Program 21	Write a C program to get bit RC0 and send it to RD3 after inverting it.	6-7			
Program 22	Write a C program to read RC0 and RC1 bits an issue an ASCII character to Port B according to the following table :	.6-7			
	RC1 RC0				
	1 0 Send 2' to Port B				
	1 1 Send '3' to Port B				
Program 23	Write a C program to convert packed BCD 0x49 to ASCII and display the bytes on PORTB and PORTC.	6-8			
Program 24	Write a C program to convert ASCII digits of '4' and '9' to packed BCD and display it PORTC.	6-8			
Program 25	Write a C program to calculate the checksum byte of the data 25H, 35H, 45H and 65H and display the result on Port B.	6-9			
Program 26	Write a C program to convert FFH to decimal and display the digits on PORTB, PORTC and PORTD	6-9			
Program 27	Write a C program to send out the value 22H serially one bit at a time via RB0. The	6-9			
ана аланана алана 19 арт - Дана алана а	LSB should go out first.				
	D_7 D_0				
Program 28	Fig. P. 27 : LSB going out first Write a C program to send out the value 22 H serially one bit at a time through RC0. The MSB 0 should go out first 0				
Program 29	Write a C program to bring in a byte of data serially one bit at a time via RB0 pin. The MSB should come in first.	6-10			
Program 30	Write a C program to receive byte serially one bit at a time via RB0 pin. Place the byte on Port D. The LSB should come in first.	6-10			

E Microcontro	ollers (SPPU-E&TC) 17 Table of	Contents
Program No.	Name of the Program	Page No.
Ex. 7.7.1	Find the timer's clock frequency and its period for different PIC18 based systems with the following crystal frequencies assuming no prescaler is used. (a) 2 MHz (b) 10 MHz (c) 16 MHz	7-9
Ex. 7.7.2	Assuming XTAL = 10 MHz, write a program to generate a square wave of 2 KHz on port B.5.	7-9
Ex. 7.7.3	Write a C18 program to toggle all the bits of PORTC continuously with some delay. Use Timer 0, 16 bit mode, no prescaler to generated the delay.	7-9
Ex. 7.7.4	Write a C18 program to toggle RB5 continuously every 50 ms. Use Timer 0, 16 bit mode, 1 : 4 prescaler to create the delay. Let XTAL = 10 MHz.	7-10
Ex. 7.7.5	A switch is connected to pin PORTC.4. Write a C18 program to monitor the switch and create the following frequencies on pin PORTC 0. SW = 0 : 500 Hz	7-10
	SW = 1 : 750 Hz	
Ex. 7.7.6	Use Timer 0 with prescaler 1 : 64. Assume XTAL = 10 MHz. Write a program to create a square wave of frequency 10 KHz on port B.1. Use timer 1 to create the delay.	7-11
Ex. 7.7.7	Assuming XTAL = 10 MHz, write a C18 program to generate a square wave of 50 Hz frequency on port PORTB.5. Use Timer 1 in 16 bit mode with maximum prescaler.	7-11
Ex. 7.7.8	Write a program to generate 100 msec delay using Timer 1. What are the values to be loaded in T1CON, TMR1H, TMR1L ? Assume that XTAL = 8 MHz ?	7-12
Ex. 7.7.9	Assume that a 1 Hz external clock is fed to RA4 pin. Write a C18 program for counter 0 in 8 bit mode to count up and display the count on port D. Begin the count at 00H.	7-12
Ex. 7.7.10	Assume that a 1 Hz pulse is connected to input RC0. Write a program to display the counter values of TMR1H and TMR1L on ports B and D. Let the count begin from 0. Use Timer 1, 16 bit mode, no prescaler and positive edge clock.	7-13
Ex. 7.7.11	Assuming that clock pulses are fed into T0CKI and a buzzer is connected to Port C.5. Write a program for counter 0 in 8 bit mode to sound the buzzer every 100 pulses.	7-13
Ex. 7.7.12	Assume that a 60 Hz external clock is being fed to pin T0CKI (RA4). Write a C program for counter 0 in 8 bit mode to display minutes and seconds on port D and B.	7-13
Ex. 7.7.13	Write a C18 program to turn on pin RC5 when TMR2 reaches value 50. Let $XTAL = 10 MHz$.	7-14
Ex. 7.7.14	Write a C18 program to create a frequency of 2500 Hz on pin PORTD.3. Use Timer 3 to create the delay.	7-14
Program 1	Write a C18 program to toggle all the bits of port C continuously.	8-6
Program 2	Write a C program to toggle all the bits of Port D continuously.	8-6
Program 3	Write a C program to toggle all bits of Port A 10,000 times.	8-6
Program 4	Write a C program to toggle all the bits of Port A continuously with a 250 ms delay. Assume that the system is PIC18F458 with XTAL = 10 MHz.	8-6
Program 5	Write a C program to toggle all bits of Ports B, C, D continuously with a 250 ms delay. Assume XTAL = 10 MHz.	8-7
Ex. 9.8.1	Write a program to generate square wave 2 KHz with Timer 0 on pin PORTB.5 with interrupt.	9-4
x. 9.8.2	Write a program to generate frequencies of 2 KHz and 10 KHz on pins RB3 and RB4 respectively. Assume crystal frequency = 10 MHz.	9-5
Ex. 9.8.3	Write a program that displays a value of 'Y' at port C and 'N' at Port D. It also generates a square wave of 5 KHz with Timer 1 at port pin RB6. Use XTAL = 10 MHz.	9-6
Ex. 9.9.1	Write a C18 program to generate a square wave that is half the frequency of the signal applied at INTO on pin PORTB.5.	9-7
Ex. 9.9.2	Write a C18 program to switch "on" or "off" a LED connected to port B.6 when external interrupt INT1 is activated. Let INT1 be negative edge triggered.	9-7

.

Microcontro	ollers (SPPU-E&TC) 18 Table of	Contents
Program No.	Name of the Program	Page No.
Ex. 9.10.1	Write a C18 program to take data from Port D and transfer it serially continuously. Use serial interrupt.	9-8
Ex. 9.10.2	Write a program that continuously read 8 bit data from port D and transmits it serially, while the incoming data from serial port is sent to port B. Let XTAL = 10 MHz and baud rate = 9600	9-9
Ex. 9.11.1	Two switches are connected to pins RB6 and RB7 and two LEDs are connected to Port D bits RD6 and RD7. Write a program that will change the state of two LEDs depending on the activation of switches.	9-10
Ex. 10.3.1	Interface a simple keyboard to microcontroller PIC18.	10-2
Ex. 10.4.1	Interface a 4×4 matrix keyboard to PIC18F458. Display keypressed on hyper terminal. OR	10-4
	Draw and explain interfacing of 4*4 matrix key pad with PIC18FXXX microcontroller using interrupt Write code in 'C'. OR Draw an interfacing diagram for 4*4 matrix key board and display the Key pressed on LED. Write a code.	4
Ex. 10.5.1	Write an embedded C program to blink I ED connected to port of PIC.	10-7
Ex. 10.5.2	An LED is connected to each pin of port D. Write a C program that will turn on each LED from pin D0 to D7. Call a delay module before turning on the next LED.	10-7
Ex. 10.5.3	A switch is connected to pin RC0 and LED to pin RB6. Write a program to get the status of switch and send it to the LED.	10-8
Ex. 10.5.4	LEDs are connected to the bits in PORT C and PORT D. Write a C18 program that shows the count from 0 to FFH on the LEDs.	10-8
Ex. 10.5.5	Write embedded C program to implement HEX counter on port and display the count.	10-9
Ex. 10.5.6	Write an instruction sequence to display 8 on the 4 seven segment displays.	10-11
x. 10.5.7	Write a program to display 54321 on a five seven segment display assuming that PIC18F458 is used.	10-11
Ex. 10.6.1	Interface 2 line; 16 character LCD display to PIC18F458 using only one port. Write C and assembly language program to display message 'HELLO' on line 2 of LCD.	10-17
x. 10.6.2	Write a program to display message "MICRO" using busy flag check method on line 1.	10-18
Ex. 10.6.3	Draw and explain the interfacing of LCD with Port D and Port E of PIC18F xxx microcontroller. Write C code to display `WELCOME'.	10-18
Ex. 10.6.4	Draw and explain the interfacing of LCD with port D and port E of PIC18XXXL microcontroller without Busy flag. Write C code to display 'S.P.P.U Pune'.	10-19
Ex. 10.6.5	Draw an interfacing diagram and write an Embedded C program to interface 16×2 LCD with PIC 18FXX Microcontroller to display the "My College" message. Use 8 bit interface mode.	10-20
Ex. 10.6.6	Design a frequency counter for counting number of pulses and display same on LCD. OR	10-22
	Design frequency counter for the range from DC to 5 MHz frequency using PIC18FXXX. Design and draw interfacing circuit. Also explain required flowchart.	
x. 10.6.7	Design of DAS system for pressure monitoring system (use any suitable sensor).	10-24
x. 10.6.8	Design a PIC18 based data acquisition system for temperature measurement using LM35. Write the corresponding program to display the temperature on LCD.	10-26
x. 10.6.9	Write a program for interfacing button, LED, relay & buzzer as follows	10-29
	A. On pressing button1 relay and buzzer is turned ON and LED's start chasing from left to right	
	B. On pressing button2 relay and buzzer is turned OFF and LED start chasing from right to left	
x. 11.4.1	A 1 Hz pulse is given to timer 1 (T1CKI) and an LED is connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles	11-3

ge ge o. -9

.9 .9

10

10

f1

11

12

12

3

3

3

4

4

,

-

unstringing in succession

Program No.	Name of the Program	Page No.			
Ex 11.4.2	Write a program to generate a square wave with frequency 10 KHz and 50% duty cycle on the CCP1 pin. Use Timer 1.	11-3			
Ex 11.4.3	Write a program to generate a square wave with frequency 2.5 KHz and 50% duty cycle on the CCP1 pin Using timer 3.	11-3			
Ex 11.4.4	A 1 Hz pulse is given to timer 1 (T1CKI) and an LED is connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 3 and when the count reaches 100, the LED toggles.	11-4			
Ėx 11.5.1	A pulse is given to the CCP1 pin on its rising edge. Write a program that measures the period of the pulse and sends it to PORT B and PORT D.				
Ex. 11.6.1	Find the PR2 value for following frequencies assuming XTAL = 10 MHz and prescaler = 4. a) 10 KHz b) 20 KHz	11-6			
Ex. 11.6.2	Find the values of registers PR2, CCPR1L and DC1B2 : DC1B1 for the following PWM frequencies if we need a 50% duty cycle. Let XTAL = 10 MHz. (a) 1 KHz (b) 2.5 KHz	11-6			
Ex. 11.6.3	Write a program to create a 1 KHz PWM frequency with a 50% duty cycle on CCP1 pin. Assume XTAL = 10 MHz. Let N = 16.	11-7			
Ex. 11.6.4	Write a program for 1 KHz 10% duty cycle PWM waveform.	11-7			
Ex. 11.6.5	Write a program to create a 2.5 KHz PWM frequency with 50% duty cycle on CCP1 pin. Assume XTAL = 10 MHz. Let N = 16.	11-7			
Ex. 11.6.6	Create a 2 KHz PWM frequency with 25% duty cycle on the CCP1 pin. Assume XTAL = 10 MHz.	11-8			
Ex. 11.7.1	A switch is connected to pin RD3. Write a program to monitor the status of switch and do the following :	11-10			
	 (a) if switch = 0, DC motor moves clockwise (b) If switch = 1, DC motor moves anticlockwise 	-			
Ex. 11.7.2	Draw an interfacing diagram and write an algorithm for DC Motor speed controller using PIC18xxx. OR	11-12			
	Design a PIC based system to interface DC motor to monitor the status of switch connected to pin RC2 and do the following : (a) If SW = 0, the DC motor moves with 50% duty cycle pulse.				
Ex. 11.7.3	Design a PIC based system to interface DC motor to monitor two switches that are connected to pins RC1 and RC2. Write a C program to monitor the status of both the switches and do the following :	11-13			
	SW2 (RC1) SW1 (RC0)				
	0 0 DC motor moves slowly (25% duty cycle)				
	0 1 DC motor moves moderately (50% duty cycle)	-			
	1 0 DC motor moves fast (75% duty cycle)				
	1 1 DC motor moves very fast (100% duty cycle)				
Ex. 12.13.1	Find the SPBRG value for following baud rates with fosc = 4 MHz.	12-33			
	(a) 1200 (b) 2400 (c) 4800 (d) 9600 (e) 19200				
Ex. 12.17.1	Write a PIC18 program to transfer the letter 'A' serially at 9600 baud continuously. Let XTAL = 10 MHz.	12-39			
Ex. 12.17.2	Write a program to transmit message "YES" serially at 9600 baud rate, 8 bit data and 1 stop bit. 12 Do this continuously.				

	Program No.	Name of the Program	Page No.
	Ex. 12.17.3	Write a program to send the message "University of Pune" to the serial port continuously. Assume a SW is connected to pin RB2. Monitor its status and set the baud rate as follows :	12-40
		SW = 0 9600 baud rate	
		SW = 1 38400 baud rate	
		Assume XTAL = 10 MHz	
	Ex. 12.17.4	Write a C18 program to send different strings to the serial port. Assuming that a switch is connected to pin port B.6, monitor its status and if.	12-40
		SW = 0 : send your first name	
·		SW = 1 : send your last name	
		Assume $XTAL = 10$ MHz, baud rate of 9600 and 8 bit data.	
	Ex. 12.17.5	Assume a switch is connected to pin RD7. Write a program to monitor its status and send two messages to the serial port continuously as follows :	12-41
		SW = 0 send "NO"	
		SW = 1 send "YES"	
		Assume XTAL = 10 MHz, set baud rate = 9600.	
	Ex. 12.18.1	Write a PIC18 program for receiving data bytes serially and placing them on port D. Set baud rate 4800 8 bit data and 1 stop bit.	12-41
	Ex. 12.18.2	Write a PIC18 program to receive data serially and display it on LEDs on Port B. Set the baud rate of 1200. Assume XTAL = 10 MHz.	12-42
	Ex 12.18.3	Write a program to read only numbers from input UART string.	12-42
	Ex. 12.18.4	Interfacing serial port with PC both side communication	12-42
	Ex 12 10 1	Write a program for PIC19 microcontroller to transfer latter 'U' acticily at 57600 baud rate	12.42
	Ex. 12.10.1	continuously. Assume XTAL = 10 MHz. Use BRGH = 1.	12-40
	Ex. 12.19.2	Write a program to send message "Welcome to Pune" to the serial port continuously. Assume a SW is connected to pin RB0. Monitor its status and set the baud rate as follows :	12-44
		SW = 0 1200 baud rate	
	N.	SW = 1, 4800 baud rate	
	-	Assume XTAL = 10 MHz	<u> </u>
	Ex. 12.19.3	Write a program to send two messages "Low speed" and "High speed" to the serial port. Assume that a switch is connected to pin RB5, monitor its status and set the baud rate as follows :	12-44
		SW = 0 9600 baud rate	
		SW = 1 38400 baud rate	
		Assume XTAL = 10 MHz.	ļ
	Ex. 13.2.1	Design a PIC18 based system to interface DAC. Write the C and an assembly language programs to generate a sine wave.	13-3
	Ex. 13.3.1	For a PIC18 based system we have $V_{ref} = 5 V$.	13-8
	· .	Determine	
		(a) Step size,	Í.,
		(b) ADCON1 value if we require 3 channels and	
		ADRESH : ADRESL are Left justified.	
	Ex. 13.3.2	A PIC18 is connected to 5 MHz. Calculate the conversion time if we want to use ADCS bits of	13-8
·		ADCON0 register.	
	Ex. 13.3.3	Interface ADC to PIC18 microcontroller. Write a program to get data from channel 0 of ADC and display the result on port C and port D every quarter of a second.	13-9
	Ex. 13,3.4	Write a program using interrupts to get data from channel 0 of ADC and display the result on Port B and Port D every quarter of a second.	13-9
	Ex. 13.3.5	Draw and explain interfacing of ADC for analog input 0-5V and write a C code.	13 -1 0

1-10			
CP Mi	crocontrollers	(SPPU-E	&TC)

Program No.	Name of the Program	Page No.
Ex. 13.3.6	Draw an interfacing of temperature Sensor to PIC using Serial ADC and indicate excess temperature when exceed the set point by LED.	13-11
Ex. 13.4.1	Design a PIC18F458 based system to interface LM35 using ADC0848. Write the corresponding C program for reading and displaying temperature.	13-12
Ex. 14.10.1	Interfacing DS1307 RTC chip using I2C and display date and time on LCD. OR Draw and explain interfacing of RTC with PIC18FXXX ? Also write embedded C program to	14-7
Ex. 14.11.1	Write a C18 program fcr setting the time and date we initialize the clock at 12 : 48 : 52 using 24 hour clock mode and date is set to be 7 th July 2014. Firstly we will place the data to be transferred in the SSPBUF register. After writing data to SSPBUF register, we will monitor the BF flag bit of the SSPSTAT register to check whether complete byte	14-12
Ex. 14.11.2	Write a C18 program for reading the time and date and sending it to the PC screen through the serial port.	14-12
Ex. 14.13.1	Interface EEPROM 24C128 using I2C to store and retrieve data.	14-19

CHAPTER



Introduction to Microcontroller Architecture

CTURNED TO A THE PARTY OF THE

1.1 8 Bit Microprocessor and Microcontroller Architecture

- The microprocessor is a central processing unit of a general purpose digital computer. They can address megabytes of memory and operate on 8, 16, or 32 bit data.

- It consists of an ALU, accumulator, working registers, program counter, stack pointer, clock and interrupt circuits. Fig. 1.1.1 shows general architecture of a microprocessor.
- The microprocessor alone is not a complete digital computer. In order to make it a complete computers one should add memory devices (ROM, RAM, EEPROM, EPROM, PROM), memory decoders, I/O devices (keyboard and display controller i.e. IC 8279, Timer/Counter i.e. IC 8253/8254, programmable peripheral interface i.e. IC 8255, programmable interrupt controller i.e. IC 8259 etc).



Fig. 1.1.1 : General architecture of a microprocessor

- Due to varieties of memory and I/O devices, the hardware design of a microprocessor is arranged so that a very small or very large system can be configured around the CPU depending on the application of the user. For a small application the minimum size of memory and I/O (s) must be interfaced to the CPU. This increases the hardware. In turn the PCB size and cost of the system also increases.
- In order to avoid these drawbacks **Microcontrollers** were developed. The Microcontroller is an on-chip true computer. It is optimized for specific applications.

It consists all the features of a microprocessor as well as the features required to build a complete computer.

HNIT . F





The microcontroller has **on-chip** (built in) peripheral devices. They are ROM, RAM, Serial I/O, Parallel I/O, timer/counters, interrupts and clock. These on chip peripherals make if possible to house single chip microcomputer system.

The advantages of built-in peripherals are

- (i) The hardware is less because of single chip microcomputer system.
- (ii) Because of less hardware, the PCB size is small.
- (iii) It increases system reliability.
- (iv) They have smaller access time. Hence, speed is high.
- The microcontroller consists of RAM, ROM, I/O devices, counters and clock circuit etc.
- The first 8 bit microcontroller, 8048 was introduced by Intel in 1976 with a view to control general tasks.
- Later on, high performance microcontroller families like MCS51, MCS96 were developed. The MCS51 family includes a whole family of microcontrollers that have numbers ranging from 8031 to 8751. They are available in MOS or CMOS technology with different packages.
- The 8051 microcontroller in the MCS51 family was designed for 8 bit mathematical and single bit boolean operations. These families provide separate program and data memory. The program or data memory may be internal or external. They provide high speed and have low system cost.

University Questions

1.1.1 History of Microprocessors

- The microprocessors are classified depending on the number of bits on which the ALU can operate at a time. e.g. a 8085 microprocessor that has 8 bit ALU is called as 8 bit microprocessor irrespective of the size of the data and address bus of the microprocessor.
- The first microprocessor was introduced by Intel in 1971. It was called as Intel 4004 and is a 4 bit PMOS PROCESSOR and comprised 2300 transistors. The other companies like Toshiba, Rockwell also developed 4 bit microprocessors. These microprocessors are first generation microprocessors.
- In 1972 Intel introduced the first 8 bit microprocessor 8008. It also used the PMOS technology. These
 processors were slow and not compatible with the TTL logic. So, in 1974 Intel introduced a faster
 NMOS microprocessor Intel 8080. 8080 is a second generation microprocessor.
- But the drawback of Intel 8080 is that it needed three power supplies (+5V, -5V and +12 V). Hence, Motorola introduced a new 8 bit processor MC6800 that operates on single +5V supply.
- In 1975 Intel developed an improved version of 8080 called 8085 microprocessor. The other manufacturers of 8 bit microprocessors are Zilog, National semiconductors, Motorola etc.

Processor	Number of	Year of	Features				
	Transistors	Introduction	CLK	Bu	us width	Number of	Some special features
	1.000		speed	Data	Address	Instructions	
Intel 4004	2300	1971	108 KHz	4 bits	4 bits	46	World's first microprocessor
Intel 8008	3500	1972	500 KHz , 800 KHz	8 bits	8 bits	66	Can Handle interrupts.
Intel 8080	4500	1973	2 MHz	8 bits	16 bits	111	Needs three power supplies.
MC 6800	4000	1974	1 MHz	8 bits	16 bits	72 basic instructions with total 197 instructions	It has 2 accumulators and no on chio general purpose data register.
Intel 8085	6500	1976	3 MHz, 5 MHz, 6 MHz	8 bits	16 bits	80 basic instructions with total 246 instructions	Senal Communication was introduced
Zilog Z80	8500	1976	2.5 – 8 MHz	8 bits	16 bits	158 basic instructions	Powerful instruction set
MC 6802	8500	1977	1 MHz	8 bits	16 bits	197	It has on – chip 128 bytes of RAM and on chip clock oscillator.
MC6809	9000	1979	2 MHz	8 bits	16 bits	1464	It supports 8 bit external bus.

1.1.2 Comparison of Different 8 Bit Microprocessors

1.2 Comparison between Microprocessors and Microcontrollers

SPPU - May 12, Dec. 12, May 13, May 14, Oct. 16

 Q.
 Differentiate between microprocessor & microcontroller with general architecture and features. (May 2012, Dec. 2012, May 2013, May 2014, 8 Marks)

 Q.
 Differentiate between microprocessor and microcontroller

 (Oct. 2016 (in Sem.), 5 Marks)

Sr. No.	Microprocessor	Microcontroller
1.	A microprocessor is a chip that is dependent on other chips for many functions.	A microcontroller is a single chip microcomputer that has everything in-built.
2.	A microprocessor contains ALU, general purpose registers, stack pointer, program counter, timing and control circuit and interrupt circuit.	A microcontroller contains the circuitry of a microprocessor and has built in RAM, ROM, I/O devices, timers and counters.
3.	It is suited to processing information in computer systems.	It is suited to control of I/O devices requiring a minimum component count.
4.	It has one or two bit manipulation instructions.	It has many bit manipulation instructions.
5.	It has less number of multifunctioned pins.	It has more number of multifunctioned pins.
6.	They have large memory address space and more data.	They have relatively small address space and less data.
7.	It has a single memory map for data and code.	It has a separate memory map for data and code.
8.	Design is very flexible.	Design is less flexible.
9.	Microprocessor based system requires more hardware.	Microcontroller based system requires less hardware reducing PCB size and increasing reliability.
10.	Access times for memory and I/O devices are more.	Less access times for built-in memory and I/O devices.
11.	The clock rates are very fast.	The clock rates are relatively slow.
12.	It has many instructions to move data between memory and CPU.	It has one or two instructions to move data between memory and CPU.
13.	They are expensive.	They are cheap.

1.3 Advantages of Microcontrollers

a e

.t

e r

The advantages of built-in peripherals are

- (i) The hardware is less because of single chip microcomputer system. This reduces the cost.
- (ii) Because of less hardware, the PCB size is small.

(iii)It increases system reliability.

- (iv)They have smaller access time. Hence, speed of operation is high.
- (v) It is easy to use, troubleshoot and maintain.

(vi)Most of the pins can be programmed by the user

inorder to perform different functions.

(vii)Microcontrollers have inbuilt serial ports, timers and counters, RAM, ROM, A/D converters, flash memory.

- (viii) Microcontrollers consume less power.
- (ix) A microcontroller can repeatedly do many tasks, this saves the human efforts i.e. it is labor saving.

1.4 Disadvantages/Limitations of 8 bit Microcontroller

SPPU - Aug. 14

University Question	Contraction of the second second		
Childerent Addeemen			
Q. What are limit	ations of 8 bit mic	rocontroller?	
	(Aug 2014	(In Som) El	Marke)

Microcontrollers (SPPU-E&TC)

1-4

The drawbacks/limitations of 8 bit microcontrollers are as follows :

- (i) The microcontrollers have a complex architecture than that of a microprocessor. Hence, it is difficult to understand their functionality.
- (ii) As microcontrollers are RISC microcontrollers, the length of programs is big.
- (iii)Only a single WREG/A (accumulator) is present.
- (iv)They cannot access the program memory.
- (v) The microcontrollers cannot be directly
 - interfaced with high power devices.

1.5 Applications of Microcontrollers

- Microcontrollers are widely used in embedded system products to obtain a particular task. e.g. printer is an embedded system as the processor inside it does only one task i.e. acquiring the data and printing it.
- Some applications of embedded products using microcontrollers are given below :

	Home :	and the second		
1. Appliances		9. TVs	17. Sewing machines	
2. Telephones		10. Cable TV tuner	18. Lighting control	
	3. Security systems	11. VCR	19. Paging	
	4. Intercom	12. Camcorder	20. Camera	
	5. Garage door openers	13. Remote control	21. Toys	
	6. Answering machines	14. Video games	22. Exercise equipment	
	7. Fax machines	15. Cellular phones.		
8. Home				
	B. Home	16. Musical		
	B. Home computers	16. Musical instruments		
	B. Home computers Office :	16. Musical instruments		
	B. Home computers Office : 1. Telephones	16. Musical instruments 4. Fax machines	7. Laser printer	
	B. Home computers Office : 1. Telephones 2. Computers	16. Musical instruments 4. Fax machines 5. Microwave	7. Laser printer 8. Colour printer	
	 B. Home computers Office : 1. Telephones 2. Computers 3. Security systems 	16. Musical instruments 4. Fax machines 5. Microwave 6. Copier	7. Laser printer 8. Colour printer 9. Paging	
	B. Home computers Office : 1. Telephones 2. Computers 3. Security systems Automation :	16. Musical instruments 4. Fax machines 5. Microwave 6. Copier	7. Laser printer 8. Colour printer 9. Paging	
	B. Home computers Office : 1. Telephones 2. Computers 3. Security systems Automation : 1. Trip computer	16. Musical instruments 4. Fax machines 5. Microwave 6. Copier 5. Instrumentation	7. Laser printer 8. Colour printer 9. Paging 9. Climate control	
	B. Home computers Office : 1. Telephones 2. Computers 3. Security systems Automation : 1. Trip computer 2. Engine control	16. Musical instruments 4. Fax machines 5. Microwave 6. Copier 5. Instrumentation 6. Security system	 7. Laser printer 8. Colour printer 9. Paging 9. Climate control 10. Cellular phones 	

8. Entertainment

4. ABS

Introduction to Microcontroller Architecture

- Other applications are :
- (i) Square wave generation
- (ii) Pulse generation
- (iii) Pulse width modulation
- (iv) Sine wave generation
- (v) Staircase ramp generation
- (vi) Pulse width measurement
- (vii) Frequency counter
- (viii) Driving an electromechanical relay for switching on/off an ac motor.
- The industrial applications include:
 - (i) Sensing Robot arm position
 - (ii) Measurement of angular speed
 - (iii) Control the speed and direction of DC motor
 - (iv) Stepper motor control.

1.6 Harvard and Von Neumann Architectures

	SPPU - Dec. 12	2, May 13, Aug. 14, Aug. 15						
Uni	University Questions							
Q.	. Compare Von Neumann and Harvard architecture. (Dec. 2012, Aug. 2014 (In Sem.), 5 Marks)							
Q.	Differentiate Harvard	and Von Neumann						
	Architecture by giving one example of each.							
	(May 2013, Aug	1. 2015 (In Sem.), 4 Marks)						
Sr. No.	Von-Neumann architecture	Harvard architecture						
1.	Please refer Fig. 1.6.2	Please refer Fig. 1.6.1						
2.	In Von-Neumann's architecture, data bus and address bus are not separate. Thus a greater flow of data is not possible through the central processing unit, and of course, a greater speed of work. It allows storing or modifying programs easily. Microcontrollers with von-Neumann's architecture are called 'CISC	In Harvard architecture, data bus and address bus are separate. Thus a greater flow of data is possible through the central processing unit, and of course, a greater speed of work. Microcontrollers with Harvard architecture are also called "RISC microcontrollers". RISC						
	microcontrollers'. CISC stands for Complex Instruction Set Computer.	stands for Reduced Instruction Set Computer.						
4.	It is also typical for Von Neumann's architecture to have more instructions than Harvard architecture.	It is also typical for Harvard architecture to have fewer instructions than von- Neumann's, and to have instructions usually executed in one cycle.						

Sr. No.	Von-Neumann architecture	Harvard architecture	
5.	Time division multiplexing is used for fetching the program and data.	The address and data buses are separate. Hence, there is no need to have time division multiplexing.	
6.	It needs multiple fetches for processing an instruction.	Its internal organization is such that an instruction can be prefetched and decoded while multiple data are being fetched and processed.	
7.	Example : MC68HC11 supports Von Neumann's arch.:ecture.	Example : MCS-51 family of microcontrollers, PIC microcontrollers use Harvard architecture.	

- architectures. There are :
- (i) Harvard architecture

)r

С

5

(ii) Von Neumann (or Princeton) architecture.

1.6.1 Harvard Architecture

Fig. 1.6.1 shows Harvard Architecture.

This System architecture was designed and recommended by Harvard University. As per this architecture, the Processor is having two different Memory spaces with separate Memory maps. They Data Memory and Program Memory are respectively. Therefore, the distinction between Data Memory (Memory space used to store Data) and Program Memory (Memory space used to store Programs) is Physical. It is connected to the processor through separate sets of Address, Data and Control buses. This architecture is normally used by RISC Processors.



1.6.1.1 Advantages

- Being accessed by separate sets of buses, both Program and Data can easily be simultaneously accessed, therefore improving the performance.
 - The implementation of Pipelining is streamlined and decreases CPU stalls and so effectively increasing the efficiency of the pipeline.

Introduction to Microcontroller Architecture

- 2 Sets of buses are needed and therefore relatively complex bus structure.
- Does not allow sizes of Data and Program to be adjusted flexibly and dynamically, as they are stored in different Memory spaces physically.

Examples :

- (i) The Intel MCS-51 family of microcontrollers has Harvard architecture. This is because there are different memory spaces for program and data and separate (internal) buses for the address and data.
- (ii) The PIC Microcontrollers by Microchip also use Harvard architecture.

1.6.2 Von-Neumann Architecture

This System architecture was designed and recommended by Von-Neumann at the Princeton University. As per this architecture, the Processor is having a single memory space addressed through a single Memory map. The memory may contain both Data as well as Programs in it. The distinction between Data Memory (Memory space used to store Data) and Program Memory (Memory space used to store Programs) is Logical. Therefore same memory space shares Data as well as Program Code. It is connected to the processor through a single set of Address, Data and Control buses. This architecture is normally used by CISC Processors.



Fig. 1.6.2 : Von-Neumann architecture

1.6.2.1 Advantages

Simple construction, less complex bus structure.
 Allows sizes of Data and Program within the memory space to be adjusted flexibly and dynamically.

1.6.2.2 Disadvantages

- Being accessed by same set of buses, both Program and Data cannot be simultaneously accessed. 2 Microcontrollers (SPPU-E&TC) 1.6

Introduction to Microcontroller Architecture

The implementation of Pipelining becomes difficult and increases CPU stalls decreasing the efficiency of the pipeline.

1.7 RISC and CISC

SPPU - May 15

University Question Q. What is RISC microcontroller ? (May 2015, 1 Mark)

- Complex Instruction Set Computers (CISC) and Reduced Instruction Set Computers (RISC) are two terms commonly used while discussing about the different microprocessors and microcontrollers.
- CISC processor have large number of instructions. A large instruction set helps the assembly language programmers by providing flexibility of writing short and effective programs.
- The purpose of the CISC architecture is to write a program in as few lines of assembly language code as possible.
- eg.: In 8051 the MUL(multiply) instruction is a complex instruction for which only the operands need to be specified in the instruction. The multiplication operation is to be done by hardware.
- The building of complex instructions in hardware helps the user in two ways. Firstly the implementation becomes faster and secondly the program space required is less. Thus the programmer operates at a higher level.
- The programmers require few, simple and fast instructions in comparison to large complex and slow CISC instructions. However it is obtained at the cost of writing more instructions to accomplish a task with the help of **RISC processors**.
- RISC (Reduced Instruction Set Computer) machines are widely used nowadays. The designer designed the RISC architectures considering the following points :
 - (i) a simple and limited instruction set.
 - (ii) large number of general purpose registers.
 - (iii) emphasis on optimizing the instruction pipeline.

The characteristics of RISC processors are:

- (i) One instruction per clock cycle : In RISC processors there is one instruction per clock cycle. A machine cycle is defined as the time required for fetching the operands, decoding and executing instruction and storing the result in register. Because of this feature the RISC instructions are not complicated. They can be executed very fast.
- (ii) Hardwired instructions : As the RISC instructions are simple, microinstructions are not required. The machine instructions are hardwired, and can be executed faster than the instructions implemented with microinstructions.
- (iii) **Reduced number of instructions :** It provides a limited instruction set that simplifies the design of control unit.
- (iv) Simple addressing modes : It has simple addressing modes. Almost all the instructions use simple register addressing mode. RISC processors do not support complex addressing modes. Other addressing modes like displacement, PC relative can be used.
- (v) Instruction Pipelining : Pipelining means that the CPU comprises several independent units that operate in parallel. One of the unit fetches the instruction and others decode and execute the instruction. At an instant many instructions are in different processing stages. All the RISC processors support pipelining.
- (vi) Simple Instruction Format : RISC processors uses simple instruction formats with fixed instruction length. The instruction length is aligned on the word boundaries. The opcodes are fixed for an instruction. As word length units are fetched, the fetching operation is optimized.
- (vii)**Register to Register Operations :** It is an important characteristic of a RISC processor that encourages the optimization of register use. The operands that are frequently used are stored in high-speed storage to perform the register-to-register operations.

The RISC processors have multiple sets of registers.

Microcontrollers (SPPU-E&TC)

are

irs

SC

юk

me

ing

ult

SC be

.

ne

It

ies

ોe

าร

SC

ing

ike

ans

ent

init

and

any ges.

sors

xed

is is

des

igth

ı is

an

ssor

ster

are

the

Introduction to Microcontroller Architecture

The registers are organized into overlapped windows. They act as small, fast buffer for holding a subset of all variables that are likely to be used.

Fig. 1.7.1 shows overlapping register window.



Fig. 1.7.1 : Overlapping register window

- The windows are divided into three fixed size areas. The parameter passing registers hold parameters to be passed down from the procedure referred as the called procedure. The results are to be passed back. Local registers are used for local variables assigned by the compiler.
- The temporary registers are used to exchange parameters and the results with the procedure called by the current procedure. The temporary registers of current procedure are same like the parameter registers of the called procedure.
- The overlap allows parameters to be passed with actually moving the data.
- An example of RISC microcontroller is the PIC family of microcontrollers.
- 8051 microcontroller combines the features of RISC and CISC processor. It supports register to register operation as it uses a large register set. However, it comprises of CISC feature having a large instruction set.

1.7.1 CISC and RISC Comparison SPPU - Dec: 13, May 15, Dec. 15, May 16, Oct. 16 University Questions

- Q. How is RISC microcontroller different than CISC microcontroller ? (May 2015, 5 Marks)
 Q. Compare RISC and CISC microcontroller with example.
- (Dec. 2013, Dec. 2015, May 2016, 6 Marks) Q. Differentiate between RISC and CISC.

(Oct. 2016 (In Sem.), 6 Marks)

In Table 1.7.1, we compare the main features of RISC and CISC processors. The comparison involves five areas : instruction sets, addressing modes, register file and cache design, clock rate and expected CPI, and control mechanisms.

Table 1.7.1 : Comparison of CISC and RISC Architectures

Sr. No.	Architectural Characteristic	Complex Instruction Set Computer (CISC)	Reduced Instruction Set Computer (RISC)
1.	Instruction formats	Instructions with variable formats (16- 64 bits per instruction)	Instructions with fixed (32-bit) format and most register- based instructions.
2.	Number of instructions	120 to 350	Less than 100
3.	Addressing modes.	12-24.	Limited to 3-5.
4.	General-purpose registers and cache design.	8-24 GPRs, mostly with a unified cache for instructions and data, recent designs also use split caches.	Large numbers (32-192) of GPRs with mostly split data cache and instruction cache.
5.	Clock rate and CPI	33-50 MHz in 1992 with a CPI between 2 and 15	50-150 MHz in 1993 with one cycle for almost all instructions and an average CPI < 1.5.
6.	CPU Control	Mostly microcoded using control memory (ROM), but modern CISC also uses hardwired control.	Mostly hardwired without control memory.
7.	HLL Support	Many HLL statement are directly implemented.	Very few.
8.	Pipelining.	Not pipelined or less pipelined.	Highly pipelined.
9.	Register sets.	Single register set.	Multiple register sets.
10.	Instruction execution.	Instructions are executed by micro- program.	Instructions are executed by hardware.

s of

Sr. Architectural **Complex Instruction** Reduced Characteristic Set Computer (CISC) Instruction Set No Computer (RISC) 11. Complexity is in the Complexity is the Complexity. compiler. micro-program. 12. Instructions and There are complex There are simple cvcles. instructions requiring instructions and multiple cycles for require single clock cycle for execution. execution. Most of the 13. Memory Verv few reference. instructions refer to instructions refer to the memory. the memory. Complex 14. Complex Supported. addressing modes addressing modes. are synthesized in software. **Fixed Instruction** 15. Instruction size Variable Instruction Size - many variations Size (Same as Data Bus) 16. **ALU instruction ALU Instructions ALU Instructions** operate on all types operate only on Register and Memory **Register Operands** operands 17. Pipeline Stalled, less Deep and streamlined Pipeline operation Streamlined operation Pipeline operation 18. Regularity Low Chip High Chip Regularity - Higher Regularity - Less chip turnaround times chip turnaround

1.8 Criteria for Selecting a Microcontroller

SPPU - May 12, Dec. 12, May 13, Dec. 13, May 14, Aug. 14, Dec. 15

time

University Questions

Q. Explain criteria for choosing a microcontroller.

(May 2012, Dec. 2012, May 2013, Dec. 2015, 6 Marks)
 Q. Explain selection criteria of microcontrollers for particular application.

(Dec. 2013, May 2014, Aug. 2014 (In Sem.), 5 Marks)

(1) The first and important criterion i.e. **primary criteria** in choosing a microcontroller is that it should meet the requirements and cost effectively. While analyzing the requirements of a microcontroller based project we must decide whether an 8 bit, 16 bit, or 32 bit microcontroller is capable of handling the project efficiently.

Microcontrollers (SPPU-E&TC)

The other features that are important for selecting a microcontroller are :

- (i) **Data Size**: 8, 16, 32 Bit μC, as per the needed Processing power.
- (ii) Clock Speed : As per the needed speed to complete operations in specified time.
- (iii) Memory Size : As per the required size of program and estimate of space needed for live data.
- (iv) **Power Consumption** : As per the Availability of Power and type of power available. It is critical for products that are battery operated.
- (v) Parallel and Serial I/O Ports : As per the number and type of devices to be interfaced in the system.
- (vi) Interrupts and Timers : As per the need of the application and device interfaced and controlled.
- (vii) One time Development Cost : Meeting the budget and financial constraints.
- (viii)Packaging the type of packaging used by microcontroller eg. 40 pin DIP (Dual in Line Package) or QFP (Quad Flat Package) etc. packaging is important in terms of space, assembling and prototyping the end product.
- (ix) Cost per unit the final cost of the product in which a microcontroller is used e.g. some microcontrollers cost 50 cents per unit when 1,00,000 units are purchased at a time.
- (2) The second criterion in selecting a microcontroller is how easy it is to develop products around it. The important factors to be considered are availability of an assembler, debugger, a code efficient C/C++ language compiler, emulator, technical support and both in-house and outside expertise.
 - Availability : of µC and other system components – current and over a period of time.
 - Upgradability : of μC and other system components - ease, incremental cost and value addition.
- Maintainability : of μC and other system components – on-site and component level repairs.
- (3) The third criterion in selecting a microcontroller is its ready availability in required quantities presently and in future. This criterion is important for some designers than the first two criteria. Presently for the 8 bit microcontrollers, the 8051 family has the largest number of suppliers. The 8051 microcontroller was originated bv But today intel. several companies produce 8051. They include intel, Atmel, AMD, Philips / signetics, Infineon, sil labs, Matra and Dallas semiconductor.

1.9 Performance of Microcontroller SPPU - Dec. 16

ure

for

;he

ed

e.

ize

led

:he

zer

lat

ber

be

;he

ice

ng

sed

ıal

lat

in

nd

he

 \mathbf{is}

50

ire

а

.op

be

er.

.ge

۰th

١m

of

em

nd

University Question Q. How performance of any microcontroller is evaluated ? (Dec. 2016, 8 Marks)

The different parameters that are used for evaluating the performance of any microcontroller are:

- (i) **Processing capability** : It depends on the number of instructions and flexibility of each instruction.
- (ii) Clock speed : The processing speed of a microcontroller depends on the clock frequency of the microcontroller. The operations should be completed in the time specified.
- (iii) Word length : The word length of the microcontroller depends on the width of internal data bus, registers, ALU. Depending on the processing power the microcontroller may be 8 bit, 16 bit, 32 bit, 64 bit. A microcontroller with longer word length is more powerful and can process data at a faster speed.
- (iv)Address bus width : The address bus width of a microcontroller decides the memory addressing capability. The maximum size of memory unit is decided by this parameter.
- (v) **Parallel and serial I/O ports :** Depending on the need of application and devices interfaced and controlled.
- (vi) Ease to upgrade to higher performance versions of microcontroller or compatibility with low performance versions of microcontroller.
- (vii) The number of on-chip timers and interrupts.

- (viii) **Packaging :** The type of packaging used by microcontroller e.g. 40 pin DIP (dual in line package) or QFP (quad flat package) etc. This parameter is important with regards to assembling and prototyping end product.
- **Power consumption :** This parameter will (ix)microcontroller specify the power consumption in its normal, idle, power down modes. The power consumption of a microcontroller should be low. This allows the microcontroller implement io more functionality. Also use of fans and blowers for cooling can be avoided. This parameters is critical for battery operated products.

1.10 Embedded System and its Characteristics

SPPU - Aug. 14, Aug. 15

University Question	
Q. Define embedd	ded system. Explain its
characteristics	·
(Aug. 2014(In S	em.) Aug. 2015(In Sem.), 5 Marks

Definition : An **embedded system** is an electronic device that incorporates microprocessors within its implementation. It is a combination of hardware and software for doing a particular job.

Function : The main task of the microprocessor is to simplify the system design and provide flexibility. The microprocessor adds new features to the system.

- However unlike the PCs embedded systems may not have a disk drive. The main task of an embedded system is to perform one and only one task. Hence, the software is stored in a read-only memory (ROM) chip. The software of an embedded system can be thus modified by replacing or "reprogramming" the ROM.
- Embedded systems are found in a wide range of application areas. Initially they were used for expensive industrial control applications. But as the technology advanced, it brought down the cost of dedicated processors. The dedicated processors were then used in moderately expensive applications like automobiles, communications and office equipment. televisions. However today the embedded systems have become so inexpensive that they are used in almost every electronic product in our life.

The examples of the applications of embedded systems are listed in the Table 1.10.1.

Table	1.10).1

Applications	Examples
Aerospace	Navigation systems, automatic landing systems, flight attitude controls, engine controls, space exploration.
Automotive	Fuel injection control, passenger environmental control, antilock breaking systems, air bag controls, GPS mapping.
Children's Toys	Video games, Aeroplanes, Robots.
Communications	Satellites, Network Routers, Switches, Hubs
Computer Peripherals	Printers, Scanners, Keyboards, Displays, Moderns, Hard disk drives, CD- ROM drives.
Home	Dishwashers microwave ovens, VCR's , televisions, stereos, fire / security alarm systems, cameras, answering machines, sewing machines, lighting control, security systems, fax machines, paging, musical instruments, cell phones, exercise equipments, intercom.
Industriał	Elevator controls, surveillance systems, robots
Medical	Patient monitors, heart pacers, imaging systems (e.g. X-RAY, MRI, ultra sound)
Instrumentation	Oscilloscopes, Signal generators, Power supplies, Signal analyzers.
Office	Telephones, Computers, Copier, Laser printer, Colour printer, cell phones, fax machines.
Personal	Wrist watches, Video games, MP3 players, GPS, Cell phones, Camera, Computers, TVs, Cable TV Tuner, Remote Control.

1.10.1 Characteristics of Embedded Systems

- An embedded system designer should be able to design an embedded system that satisfies the required functionality of the embedded system. At the same time the designer has to provide an optimized design. The characteristics of an embedded system play a significant role in the implementation of an embedded system.
- The different **characteristics** of an Embedded system are as follows :
- (i) Power: The amount of power consumed by the system. By knowing the amount of power required by a system we may determine the lifetime of a battery, cooling requirements for an integrated circuit etc.

- (ii) Nonrecurring engineering cost (NRE cost): It is the one time momentary cost that is required at the time of designing the system. A number of units can be designed. Once a system is designed. Additional design cost is not required for the other units.
- (iii) Reliability: The system should be able to work properly even if anything happens to the system. The system software must cope up with all kinds of situations without human intervention. The amount by which the system software can cope with the situations without any interventions decides the reliability of the embedded system.
- (iv) **Response time :** The response time of an embedded system is the time required for the embedded system to react to certain situations or events quickly. The response time must be as small as possible.
- (v) Flexibility : Flexibility of an embedded system is the amount by which the designer can change the functionality of the embedded system without bearing a heavy nonrecurring engineering cost. Generally the software of an embedded system is more flexible.
- (vi) **Maintainability :** The maintainability of an embedded system is the ability by which the designer can change the embedded system after the system has been released. The system may be designed by a new team of engineers who were not involved in the earlier design process.
- (vii) **Safety**: This parameter indicates the probability by which the system is safe to the user i.e. it indicates the probability that the system will not be harmful to the user.
- (viii) **Correctness :** This parameter is of importance because it gives the user a confidence that he has been successful in implementing the embedded systems functionality correctly. While the entire process is being designed the system's functionality can be tested by the test circuitry.
- (ix) **Memory size :** This parameter is important while designing an embedded system. An embedded system must be designed such that the design meets with all the system requirements and acquires a finite amount of memory space. The memory space is normally restricted.

Microcontrollers (SPPU-E&TC)	1
 The physical space that is required for an embedded system is specified in bytes for the system software and it is specified in terms of gates or transistors for the system hardware. (x) Unit cost : The unit cost includes the cost that is required for producing each unit of the embedded system. The unit cost is found out excluding the NRE cost. (xi) Time to prototype : This parameter specifies the time that is required for an embedded system to corstruct a working version of the system to corstruct a working version of the system. The working version of the system may be such that it may be bigger or expensive than the final system that is to be implemented. It can be used to verify how useful and correct the system is inorder to refine the functionality of the embedded system. (xii)Performance : This parameter specifies the execution time of the embedded system. For good system performance it is recommended that the execution time should be as small as possible. (xiii) Time to market : This parameter specifies the time that is required to develop the embedded system, so that the embedded system can he released and sold to the customers. This time is dependent on the design time, manufacturing time and the testing time. (xiv) Testability : It is the ability of the embedded system to prepare a setup to test the ombedded system Software 	 cable TV tuner, camera, printers, telephones, fax machines, cell phones, video games, remote controls etc. Unlike an embedded system a PC can perform a variety of applications because it consists of RAM memory and an operating system that loads the application software into the RAM, so that the CPU can execute it. In an embedded system only one application software is burned onto the ROM. Though the microcontrollers are preferred to be used for embedded systems, there are times when the microcontroller is inadequate to complete a task. To find a solution to this problem various companies have targeted their microprocessor for embedded systems. Hence these processors are called high-end embedded processors. The terms embedded processor and microcontroller interchangeable. The requirement of an embedded system is to reduce power consumption and space. This is done by integrating two or more functions on the CPU chip. The embedded processors based on x86 and 680x0 have low power consumption An x86 PC is connected to embedded products like keyboard, printer, sound card, CD-ROM driver etc. Each of these peripherals has a microcontroller inside it that performs one task e.g. a printer is an example of embedded system as the processor inside it performs only one task i.e. getting the data and printing it.
1.11 Role of Microcontroller	1.12 Introduction to 8051
 SPPU: May 15, Dec. 16 University Question Explain the role of microcontroller in embedded system. (May 2015, Dec. 2016, 5 Marks) Generally it is seen that microprocessors and microcontrollers are used for embedded systems. In an embedded system the microprocessor/microcontroller is assigned the duty of completing only one job at a time. The examples of some of embedded systems designed using microcontrollers are intercom, 	 The Intel 8051 is a Harvard architecture, single chip microcontroller that was developed by Intel in 1980 for use in embedded systems. It is one of the most popular 8 bit microcontrollers. It can address 128 kbytes of external memory and has a basic instruction time of 1 μs (at 12 MHz). Intel's original 8051 family was developed using NMOS technology. The later versions were developed using CMOS technology.

it): is A em not

rk he ith an em out

an he ns as

em ige em

ng an

an he cer ay ho

3. he

he he

of a in

ns

re 1's st

nt

in at m of ly

- The other manufactures of 8051 are Atmel, Infineon Technologies, Maxim Integrated Products, NXP, ST Microelectronics, Texas Instruments, Silicon laboratories and Cypress semiconductor.
- 8051 includes a Boolean processing engine. The function of Boolean processing engine is to perform logical operations on the data. This feature is very useful for different industrial control applications.
- It has four separate register banks that can be used to reduce interrupt latency compared to common method of storing interrupt context on stack.
- The 8051 UARTs make it simple to use the chip as a serial communications interface.
- The 8051 microcontroller runs at 12 clock cycles per machine cycle. Most of the instructions are executed in one or two machine cycles. With a clock frequency of 12 MHz the 8051 can execute one million one-cycle instructions per second or 500,000 two-cycle instructions per second.

1.13 8051 Family Devices and Derivatives

SPPU - May 12, May 13

University Question

Q. State family members and resources of 8051 microcontroller series.

(May 2012, May 2013, 8 Marks)

- A microcontroller family member has the same architecture, the difference is in the number of pins and the packaging mode.
- Fig. 1.13.1 shows the families of 8051 series of microcontrollers.

Applications : They are **used in applications** like mobile phones, MP3 audio systems, MPEG processing, image processing, aerospace systems, automated automobiles and other high end embedded computing systems.

1.13.1 Overview of the 8051 Family

- Intel introduced 8 bit microcontroller 8051 in 1981. It has 128 bytes of RAM and 4 KB on-chip ROM, two timers, one serial port, four I/O ports on-chip.
 - 8051 is an 8-bit Boolean processor. It indicates that it can operate on 8 bit data at a time.



Fig. 1.13.1 : Families of 8051 series

- 8051 has become popular after intel allowed other manufacturers to make 8051 with the condition that they remain code-compatible with 8051. This has led to different versions of 8051 with different speeds and on-chip ROM.
- All the versions are compatible with original 8051.
- 8052 and 8031 are 8051 family members.

8052 Microcontroller

- It supports all the standard features of 8051. It has an extra 128 bytes of RAM and an extra timer T_2 .
- 8052 has three timers and 256 bytes of internal RAM. It also has 8 KB on-chip ROM.

8031 Microcontroller

- It is called as **ROM less 8051**. This is because it has 0 KB of on-chip ROM. Hence, inorder to use 8031 we need to add extra ROM to it.
- The extra ROM requires program that 8031 will fetch and execute.
- ROM that can be attached to 8031 can be as large as 64 Kbytes.
- 8031 looses two ports, if external memory is added.

Microcontrollers (SFPU-E&TC) 1-13 Introduction to Microcontroller Architecture

Different 8051 Microcontrollers

- 8051 is generally not seen in the port number as it is available in different memory types like UV-EPROM, flash, NVRAM. The UV-EPROM version of 8051 is 8751.
- The flash ROM version is marketed by Atmel corporation and Dallas semiconductor. The Atmel flash 8051 is called as AT89C51 and Dalls semiconductor calls them DS89 C4x0.
- The NVRAM version is manufactured by Dallas semiconductor. It is called DS5009.
- There is also an OTP (One time programmable) version of 8051 made by various manufacturers.

8751 Microcontroller

- It has 4 KB of on-chip UV-EPROM.
- If this chip is to be used for development purpose, then a PROM burner and UV-EPROM eraser is required.
- As it supports on-chip ROM, it requires approximately 20 minutes to erase the 8751 microcontroller before it can be reprogrammed.

DS89C4x0 from Dallas semiconductor (Maxim)

- To eliminate the need of PROM burner, Dallas semiconductor has introduced DS89C4x0 that can be programmed through the serial COM port of the IBM PC.

- The on-chip ROM is flash ROM.

- DS89C4x0 (420/430/440/450) supports an onchip loader. It supports programs to be loaded into the on-chip flash ROM with the help of serial COM port of a IBM PC.
- The in-system program loading of DS89C4x0 through serial port makes it ideal home development system.
- The NV-RAM version of 8051 is called as DS5000. One byte can be modified at a time. It supports a loader.

 Table 1.13.1 : List versions of 8051 microcontroller from

 Dallas semiconductor

Number	ROM	RAM	l/O Pins	Timers	Interrupts	V _{cc}
DS89C420/ DS89C430	16 KB (Flash)	256	32	3.	6	5V
DS89C440	32 KB (Flash)	256	32	3	6	5V

Nümber	ROM	RAM	I/O Pins	Timers	Interrupts	V _{cc}
D\$89C450	64 KB (Flash)	256	32	3	Ģ	5∨
DS5000	8 KB NVRAM	256	32	3	6	5V
DS80C320	0 KB	256	32	.3	6	5V
DS87520	16 KB (UVRAM)	256	32	3	6	5V

Table 1.13.1 list version of 8051 microcontrollers from Dallas semiconductor (Maxim).

AT89C51 from Atmel corporation

 Table 1.13.2 : List versions of 8051 from Atmel

 corporation

Port number	ROM	RAM	I/O Pins	Timer	Interrupt	V _{cc}	Packaging
AT89C51	4 KB	128 bytes	32	2	6	,5V	40
AT89LV51	4 KB	128 bytes	32	2	6	3∨	40
AT89C1051	1 KB	64 bytes	15	1	3	3V	20
AT89C2051	2 KB	128 bytes	15	2	6	. 3V	20
AT89C52	8 KB	128 bytes	32	3	8	5V	40
AT89LV52	8 KB.	128 bytes	32	3	8	3V	40

C: indicates CMOS

OTP version of 8051

- Some of the versions of 8051 are one time programmable (OTP). The versions that are used for product development are the flash and the NV-RAM versions.
- The OTP version of 8051 is used for bulk production in cases where a product is completely designed and finalized. The price per unit is less.

8051 Family from philips

Philips is another major producer of 8051. Their products include A/D converters, extended I/O and both OTP and flash.

. It tra

7ed

the

ble

nal

ire

nal

use r to

will

as

7 is

 The features of 8051 microcontroller are as follows: (1) 8 bit CPU optimized for control applications. (2) 4 KB of on chip program memory. (3) 128 bytes of on chip data memory. (4) 64 KB program external ROM and 64 KB external RAM addressability. (5) 32 bidirectional and individually addressable UO lines arranged as four 8 bit ports P0-P3. (7) Full duplex serial data transmitter/receiver. (8) Four register banks. (9) 8 bit program status word and stack pointer. (11) On chip oscillator and clock circuits. (12) Direct bit and byte addressability. (13) Binary or decimal arithmetic. (14) Signed-overflow detection and parity computation. (15) Integrated Boolean processor for control applications. (16) Full depth stack for subroutine refurn hinkage and data storage. 1.15 Pin Functions of 8051 The pin diagram of 8051 is shown in Fig. 1.15.1. It is available in a standard 40 pin dual in line package. The devices 6031, 8751 have the same pin-out, same timing and same electrical characteristics. The difference lies in the on chip program memory, that is different for different user requirements. Vec: Supply voltage (RND) : Ground Port 0 Port 0 is an 8-bit open drain bidirectional I / O port with internal pull-ups. and can be used as inputs. As inputs, port 1 pins that are externally being pulled low will source four TTL inputs. When 1s are written to port 2 pins they are pulled high by the internal pull ups. and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source four TTL inputs. When 1s are written to port 2 pins that are external pull ups. 	University Question Q. State salient features of 8051 microcontroller. (May 2013, 3 Marks)	P1.0 1 40 V_{CC} P1.1 2 39 $P0.0$ (AD_0) P1.2 3 38 $P0.1$ (AD_1) P1.3 4 37 $P0.2$ (AD_2)
 1.15 Pin Functions of 8051 The pin diagram of 8051 is shown in Fig. 1.15.1. It is available in a standard 40 pin dual in line package. The devices 8031, 8751 have the same pin-out, same timing and same electrical characteristics. The difference lies in the on chip program memory, that is different for different user requirements. V_{cc}: Supply voltage GND: Ground Port 0 Port 0 is an 8-bit open drain bidirectional I / O port with internal pull ups. Port 2 Port 2 is a 8-bit bidirectional I / O port with internal pull ups. Port 2. Port 2 is a 8-bit bidirectional I / O port with internal pull ups. Port 2. When 1s are written to port 2 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, written to port 2 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are pulled high by the internal pull-ups and can be used as inputs. 	 (May 2013, 3 Marks) The features of 8051 microcontroller are as follows : 8 bit CPU optimized for control applications. 4 KB of on chip program memory. 128 bytes of on chip data memory. 64 KB program external ROM and 64 KB external RAM addressability. 32 bidirectional and individually addressable I/O lines arranged as four 8 bit ports P0-P3. Two 16 bit timer/counters. Four register banks. 8 bit program status word and stack pointer. Interrupt structure with two priority levels. On chip oscillator and clock circuits. Direct bit and byte addressability. Signed-overflow detection and parity computation. Integrated Boolean processor for control applications. Full depth stack for subroutine return linkage and data storage. 	P1.3 $[]$ 4 37 $[]$ P0.2 (AD ₂) P1.4 $[]$ 5 36 $[]$ P0.3 (AD ₃) P1.5 $[]$ 6 35 $[]$ P0.4 (AD ₄) P1.6 $[]$ 7 34 $[]$ P0.5 (AD ₅) P1.7 $[]$ 8 33 $[]$ P0.6 (AD ₆) RESET $[]$ 9 32 $[]$ P0.7 (AD ₇) (RxD) P3.0 $[]$ 10 8051 31 $[]$ EA / V _{PP} (TxD) P3.1 $[]$ 11 30 $[]$ ALE / PROG (INT0) P3.2 $[]$ 12 29 $[]$ PSEN (INT1) P3.3 $[]$ 13 28 $[]$ P2.7 (A ₁₅) (T0) P3.4 $[]$ 14 27 $[]$ P2.6 (A ₁₄) (T1) P3.5 $[]$ 15 26 $[]$ P2.5 (A ₁₃) (WR) P3.6 $[]$ 16 25 $[]$ P2.4 (A ₁₂) (RD) P3.7 $[]$ 17 24 $[]$ P2.3 (A ₁₁) XTAL2 $[]$ 18 23 $[]$ P2.2 (A ₁₀) XTAL1 $[]$ 19 22 $[]$ P2.1 (A ₉) V _{SS} $[]$ 20 21 $[]$ P2.0 (A ₈) m(19.3)Fig. 1.15.1 : Pin diagram of 8051 - Port 0 may also be configured to be the multiplexed low-order address / data bus during accesses to external program and data memory. - Port 0 also receives the code bytes during Flash Programming, and outputs the code bytes during program verification. Port 1
	 1.15 Pin Functions of 8051 The pin diagram of 8051 is shown in Fig. 1.15.1. It is available in a standard 40 pin dual in line package. The devices 8031, 8751 have the same pin-out, same timing and same electrical characteristics. The difference lies in the on chip program memory, that is different for different user requirements. V_{CC}: Supply voltage GND: Ground Port 0 Port 0 is an 8-bit open drain bidirectional I / O port. As an output port each pin can sink eight TTL inputs.	 Port 1 is an 8-bit bidirectional I / O port with internal pull-ups. The Port 1 output buffers can sink / source four TTL inputs. When 1s are written to Port 1 pins are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally being pulled low will source current because of the internal pull ups. Port 2 Port 2 is a 8-bit bidirectional I / O port with internal pull ups. The port 2 output buffers can sink / source four TTL inputs. When 1s are written to port 2 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled high pulled by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are pulled high by the internal pull-ups and can be used as inputs.

The Assessment

l≀ e∶

F Microcontrollers (SPPU-E&TC) Introduction to Microcontroller Architecture 1-15 Port 3 externally, it enters into flash programming

- Port 3 is an 8-bit bidirectional I / O port with internal pull-ups.
- The port 3 output buffers can sink / source four TTL input.
- When 1s are written to port 3 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally pulled low will source current due to internal pull-ups.
- Port 3 also serves various other functions as listed in Table 1.15.1.

Tal	ole	1.1	5.1

P3.0	RxD (serial input port)
P3.1	TxD (serial output port)
P3.2	INTO (external interrupt)
P3.3	INT1 (external interrupt)
P3.4	T0 (Timer / Counter 0 external input)
P3.5	T1 (Timer / Counter 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Port 3 also receives some control signals for flash programming and program verification.

RST (Reset input)

University Question

A high on this input pin for two machine cycle, while the oscillator is running resets the device.

ALE / PROG

SPPU - Dec. 13

0. Explain the function of ALE / PROG pin of 8051. (Dec. 2013, 2 Marks)

Address latch enable output pulse for latching the low byte of address during the access to external memory.

This pin is also program pulse input (PROG) during Flash programming. When 8051 is switched ON (or reset), it checks this pin (i.e.

ALE/PROG). If the pin is given logic '0'

mode; else it enters into normal execution mode.

- In normal operation ALE is emitted at constant rate of 1/6 of the oscillator frequency, and may be used for external clocking or timing purposes.
- If desired ALE operation can be disabled by setting bit 0 of SFR location 8EH. When the bit set, ALE is active only during some instructions like MOVX and MOVC.
- Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

PSEN

SPPU - Dec. 13

University Question

Explain function of PSEN pin of 8051. Q. (Dec. 2013, 2 Marks)

- Program store enable is the read strobe to external program memory.
- When 8051 is executing code from external program memory, **PSEN** is activated twice each
- machine cycle, except that two PSEN activations are skipped during each access to external data memory.

EA/V_{PP}

Q.

SPPU - Dec. 13

University Question

Explain function of EA/V_{PP} pin of 8051.

(Dec. 2013, 2 Marks)

External access enable. EA must be pulled down to ground so that the microcontroller can fetch the code from external program memory locations beginning from 0000H to 0FFFH.

- \overline{EA} should be pulled to V_{CC} for fetching from internal program memory.
- This pin also receives 12V, programming enable voltage (VPP), during flash programming.
 - The effect of EA pin is as shown in Fig. 1.15.2.







TXD	SPPU - Dec. 13
University Question	diagr
Q. Explain function of TX	ID pin of 8051.
It is the transmit d	(1) E

UART mode. Its function is to transmit the data serially.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier. A crystal may be connected between XTAL1 and XTAL2 pins.

Syllabus Topic : Block Diagram and Explanation of 8051 (Architecture)

1.16 Block Diagram and Explanation of 8051 (Architecture)

SPPU - May 14

University Question Q. Draw and explain architecture of microcontroller. (May 2014, 8 Marks) Fig. 1.16.1 shows the architectural block liagram of 8051. It consists of following elements :

- (i) Eight bit register A (Accumulator) and register B.
- (ii) Arithmetic and Logic Unit (ALU).

(iii)16 bit Program counter (PC).

(iv)16 bit Data pointer (DPTR).

- (v) 8 bit Program Status Word (PSW).
- (vi)8 bit stack pointer (SP).
- (vii) 128 byte Internal RAM and 4 KB Internal ROM.
- (viii) Four 8 bit ports : Port 0, Port 1, Port 2, Port 3.
- (ix)Two 16 bit Timer/counters, serial port and interrupt control.
- (x) Control Registers.

(xi)On chip oscillator.



m(19.5)Fig. 1.16.1 : Architectural block diagram of 8051

Syllabus Topic : Overview of MCS-51 Architecture

IFO :

ock

er

lal

rt

٦đ

1.16.1 Overview of MCS-51 Architecture

- Harvard Architecture : Separate Program and Data Memory.
- High Integration : Built-in Program (ROM) and Data (RAM) Memory, Timers, Interrupt Control, Serial and Parallel Ports.
- The Important components into the 8051 internal architecture can be expressed as follows:
 - Internal Clock Oscillator driving the system clock generated from the external Crystal Oscillator connected across XTAL1, XTAL2 pins.
 - Core MCS-51 CPU : The Processor logic that executes the MCS-51 instruction set Instructions and drive the processor engine.

- Interrupt control logic : Manages Interrupts from 5 Interrupt sources (2 External : #INT0 and #INT1 and 3 Internal – Timer 0, Timer 1 overflow and Serial Interrupt) based on the IE and IP - SFR configured by user.
- 4KB internal ROM used as Internal program memory.
- 128 Byte RAM : Used as internal data memory - Constitutes Register Banks(00-1Fh), Bit Addressable Memory(20-2Fh), User Memory (30-7Fh)
- Two 8/16 Bit Timers : Timer 0 and Timer 1 - Operating in 4 possible modes (Mode 0 to Mode 3) as per the TCON, TMOD, TL0, TH0, TL1, TH1 - SFR configured by the user.
- Asynchronous full duplex Serial Port compliant to UART (Universal Asynchronous Receiver/ Transmitter) operating 1 of 4 Modes based on SCON and SBUF - SFR registers configured by the user.
- 4 Parallel Ports of 8 Bits each A total of 32 Digital I/O lines – Quasi – bi-directional, General Purpose – some of them with Alternate functions – Accessed by SFR – Port 0, Port 1, Port 3, Port 4.
- Bus Control Logic that controls the operations on the buses and helps 8051 access the external memory.

1.16.2 Accumulator (ACC)

SPPU - May 14.

University Question Q. Explain the use of the following register : Accumulator. (May 2014, 2 Marks)

Size : ACC is the accumulator register. It is an 8 bit register. It address is E0H. It is a bit addressable register.

Function : It is most versatile and holds source operand and receives the result of arithmetic operations including addition, subtraction, integer multiplication, division and Boolean bit manipulations.

Uses: (i) It is also used for data transfer between 8051 and any external memory.

- Introduction to Microcontroller Architecture
- (ii) Several functions like rotate, swap etc. apply specifically on the accumulator.
- (iii) It is used along with register B for multiplication and division operations.

1.16.3 B Register

. 5	P٢	U -	WIG.	y I	Ľ
_				-	-
 0.000000	022934	******	10120200	007000	87

University Ques	lion	
<u> </u>		
G. Explain th	e use of the following register :	
	- use of the following - 5	20
Hegister	(May 2014, 2 Marks	I)
	`_`	-74

Function and use :

-1-18

The B register is used with the A register for multiplication and division operations. For other instructions it is treated as a scratch pad register. (i.e. it has no other function other than as a location where data can be stored). Its address is F0H. It is a bit addressable register.

1.16.4 Arithmetic and Logic Unit (ALU)

Function: The ALU can perform arithmetic and logic operations on eight bit data. It can perform arithmetic operations like addition, subtraction, multiplication, division and logical operations like AND, OR, EX-OR, complement, rotate etc.

- The ALU also takes care of branching instructions.

1.16.5 Program Status Word (PSW) and Flags

SPPU - Dec. 12, May 13, May 14, May 16

University Questions

Q.	Explain the significance of PSW register with the
	help of example. (Dec. 2012, 4 Marks)
Q.	Explain PSW register of 8051
	(May 2013, May 2014, 4 Marks)
Q.	Draw and explain the flag structure of 8051 with
	bank 2 selection. (May 2016, 6 Marks)

Many instructions affect the status flags. In order to address these flags conveniently they are grouped to form the **program status word**.

What is a flag? Flags are 1 bit registers provided to store the status of the result of some instructions. A Flag is a flip flop that indicates some condition produced by the execution of an instruction. e.g. : The carry flag (CY) will be set if there is a carry or borrow out of the MSB of the result.

Size of PSW :

Fig. 1.16.2 shows the 8051 PSW. It is of 8 bits.

- It contains (i) math flags (ii) user program flag F0 (iii) register select bits that identify the register bank that is currently in use. Its reset value is 00H.
- The 8051 has **four math flags** that include carry (CY), Auxiliary carry (AC), overflow (OV) and Parity (P).

CY flag : The carry flag will be set when there will be a carry or borrow out of the MSB (D7 bit) of result. It is used for detecting errors from unsigned arithmetic operations.

AC flag : The auxiliary carry flag is set, whenever there is a carry out of the lower nibble into the higher nibble or whenever there is a borrow from higher nibble into the lower nibble.

OV flag : The overflow flag will be set, if an arithmetic overflow has occurred i.e. a significant bit has been lost because the size of the result exceeded the capacity of its destination location. It is used for detecting errors in signed arithmetic operations.

PF flag : The parity flag is set when the result has even parity, i.e. even number of 1's.

Bits used for bank selection :

The bits RS0 and RS1 are used for selecting one of the register banks as shown in Fig. 1.16.2.



m(19.6)Fig. 1.16.2 : Program status word (PSW)

User flags : The 8051 also has three general purpose user flags that can be set to 1 or cleared to 0 by the programmer as desired. The user flags are named F0, GF0 and GF1. The PSW contains user program flag F0, while GF0 and GF1 flags are stored in the PCON register.

1.16.6 Clock and Oscillator

- The 8051 has an on-chip oscillator, but needs an external clock to run it.
- The oscillator circuit that generates the clock pulses so that all the internal operations are synchronized.
- The pins XTAL 1 and XTAL 2 are provided to connect a resonating network comprising of a crystal and capacitors to form an oscillator. Normally quartz crystal is used. The capacitors are used inorder to stabilize the network. Fig. 1.16.3 shows the oscillator circuit. Generally the capacitors C_1 and C_2 are of 30 pF.
- The crystal frequency is the internal clock frequency of the microcontroller.



m(19.7)Fig. 1.16.3 : Connection of external crystal to 8051 The manufacturers provide 8051 microcontroller designs that run a frequencies ranging from 1 MHz to 16 MHz. Fig. 1.16.4 shows how 8051 is driven by an external clock signal.



m(19.8)Fig. 1.16.4 : Using an external clock

1.16.7 Program Counter (PC)



Size : It is a 16 bit register.

Uses : It is used to hold the address of a instruction in the memory.

etc. or. for ons.

14

ks

• for

:her

ter.

tion

is a

and

orm

ion.

like

ing

W)

16

the

ks)

KS)

rith

(8)

In

are

ded

ion

g. :

' or

f 8

ture

Function : Its function is to keep the track of the execution of the program. The program instruction bytes are fetched from locations in memory that are addressed by the Program counter.

PC reset address : Whenever the power supply is switched on, the PC resets to 0000H. The PC is automatically incremented after fetching a byte from the program memory.

- In case of instructions like jump, call, interrupt the contents of PC may change.
- The PC is only a register that does not have an internal address.

1.16.8 Data Pointer (DPTR)

SPPU - May 14, Aug. 15

University Question

Q. Explain the use of the following register : DPTR (May 2014, Aug. 2015(In Sem.), 2 Marks)

Size : The data pointer is a 16 bit register.

- **Uses :** (i) It is used to hold the address of data in the memory.
 - (ii) It can be used as a 16 bit data register or two independent 8-bit registers.

Function : It serves as a base register in case of instructions handling look up tables and external data transfer.

- The DPTR register can be accessed separately as lower eight bits (DPL) and higher eight bits (DPH). DPL and DPH are 8 bit registers. The address of DPL is 82H and address of DPH is 83H.
- The DPTR does not have a single internal address instead DPL and DPH are each assigned a separate address.

1.16.9 The Stack and Stack Pointer

SPPU - May 13

University Question. Q. Explain the stack operation and stack pointer register of 8051. What is its reset value ? (May 2013, 4 Marks)

Function : The stack is a reserved area of the memory in RAM where temporary information may be stored. An 8-bit stack pointer is used to hold the address of the most recent stack entry. This location which has the most recent entry is called as the **top of the stack**.

- When the information is written on the stack, the operation is called **PUSH**. When the information is read from the stack, the operation is called **POP**. The stack works on the principle of **Last In First Out** or **First In Last Out**.
- The microcontroller stores the information/data like stacking plates. Fig. 1.16.5 shows stacked plates. If we want to remove the first stack plate, then we have to remove all the plates above the first i.e. we have to remove the fourth plate, third plate, second plate and then finally the first plate. This indicates that the first plate pushed onto the stack is the last one to be popped from the stack. This operation is called as **First In Last Out (FILO)**.

Size : The stack is implemented with the help of special memory pointer register called as the **stack** pointer. It is of 8 bit.

Reset address of stack : This indicates that it can take values from 00 to FFH. On **power up**, **SP contains the value 07H**.

- The stack pointer's contents are automatically adjusted to top of the stack. The memory location that is currently pointed by the stack pointer is called as **top of stack**. As shown in Fig. 1.16.5 the 4th stacked plate represents top of stack.

When data is to be stored on the stack, the SP increments before storing the data on stack and when the data is to be retrieved/popped from the stack the SP decrements to point next available byte of stored data.



m(19.9)Fig. 1.16.5 : Stacked plates

- The stack array can reside anywhere in the onchip RAM. However, its height is limited to the size of internal RAM.
- The locations 08H to 1FH in the 8051 RAM can be used for the stack. This is because the locations 20-2FH of RAM are reserved for bitaddressable memory and cannot be used by the stack.

ture	4.540	t	Microcontrollers (SPPU-E&TC)	21. Introduction to Microcontroller Architecture
ick.			If in a program we need more than 24 bytes of	Syllabus Topic : Port Structure
the			stack, we can change SP to point to RAM	
the			locations 30-7FH	1.17 Port Structure
the		-	The stack can overwrite data in the register	SPPU - May 12, Dec. 12, Dec. 13, Aug. 15
ast			banks, bit-addressable RAM, scratch-pad RAM	University Questions
ata ked ack			areas. So, normally the stack is placed at a higher location in internal RAM to avoid conflict with the register and bit addressable internal RAM areas.	 Q. With the help of port structure explain why it is necessary to send logic one on port pin before performing read operation. (May 2012, 8 Marks) Q. Explain port structure of 8051 in detail and
ıtes		Us	es	configure ports as input and output.
rth		(i)	The stack can be used to save the register	(Dec. 2012, 9 Marks)
ally		(1)	contents.	Q. Explain port structure of 8051 in detail.
ate		(ii)	The CPU uses the stack to save the address of	(Dec. 2013, 8 Marks, Aug. 2015 (In Sem.), 4 Marks)
be		(11)	the instruction just below the CALL instruction.	No. of I/O ports and size : The microcontroller
led			This will indicate the CPU where to resume	has four ports named P0, P1, P2 and P3. All
			after it returns from the called subroutine.	these ports are bi-directional and of 8 bit. Each of
) of				these 8 bit ports consists of a D-type output latch,
ick		1.1	6.9.1 Stack and Bank 1 Conflict	an output driver and an input buffer.
).	SPPU - Dec. 12.	- All ports upon Reset are configured as input
can SP		Ur Q.	Explain why the stack pointer is initialized to 07h	 ports. As functions are multiplexed on same port pins, in order to decide which function is supported
.11			after a reset. (Dec. 2012, 4 Marks)	we need to see how the circuit is connected and
шу			After a reset, the stack pointer is initialized to	whet software commands are used to "program"
ory			07H. So, the stack will begin at location 08H.	the nin
ack	and the second	- ,	The stack pointer register points to the current	- The four ports are required for I/O operations
top			RAM location available from the stack. As data is pushed onto the stack, SP is incremented.	Out of the 40 pins, 32 pins are set aside for the
SP			Conversely it is decremented as data is popped off the stack into the registers. SP is	pins.
ind			incremented after the push instruction to check	– Each port is an 8 bit port.
om	Manage States		that the stack is growing towards RAM location	- When zero is written to a port, it becomes an
ext	× .		7FH from lower address to the upper address.	output. To make it an input port, 1 needs to be sent to the port.
		_	if after the POSH instruction we decrement the	Now let us see the ports one by one.
	Bob ofer		07H 06H 05H Herroren these lessting	1.17.1 Port 0 SPPU- Aug 14 Dec 16
			represent registers R7 to R0 of register Bank 0.	University Questions
		-	The incrementing of the stack pointer for push	Q. Explain structure of Port 0 of 8051.
			instructions confirms that the stack will not	O Draw and explain PORT 0 structure of 8051
		•	reach location 0 at bottom of RAM and stack	microcontroller. (Dec. 2016, 4 Marks)
on-			will run out of space.	Function and use : Port 0 is a multifunctioned
the		-	However there is a conflict with default setting	port of microcontroller 8051. It can be used as
			of stack. As $SP = 07H$ when 8051 is powered up,	simple input / output mode or for generating
ean			the starting location of stack is RAM location	data and lower order address bus for external
the			08H. This location belongs to register R0 of	memory (AD ₀ – AD ₇).
oit-			register bank 1 i.e. the register bank 1 and	Fig 1 17 1 abour Port 0 singuit Its address is
the			stack are using same memory space.	80H. It is a bit addressable port.
			Server and the server of the s	
1				



1-22

Fig. 1.17.1 : Port 0 circuit

Port 0 does not have an internal pull up, but whenever port 0 is configured as an output port pull up is required.

In order to use the pins of port 0 as input and output each pin must be connected to 10 K Ω pull up resistor as shown in Fig. 1.17.2. It is because Port 0 is an **open drain**.



Fig. 1.17.2 : Port 0 with, Pull-up resistor

1.17.1.1 Port 0 as Simple Input Port

- When port 0 is used as an input port, '1' must be written to the corresponding port 0 latch that will cause both the output transistors to switch off and the pin **"floats"** in a high impedance state. Hence it is called as **"true bidirectional"** port because when configured as an input port it floats. When configured as input port the microcontroller provides two facilities :
 - (i) Reads logic level on physical pin by asserting READ pin signal.
 - (ii) Reads the contents of internal latch by asserting the READ LATCH signal. The latch is read when the instruction is a Read-Modify-Write type of instruction. A Read-Modify-Write instruction is one,

Introduction to Microcontroller Architecture

wherein the instruction **Reads** the data from the port (latch) **Modifies** (performs some operation on) it and **Writes** to the port (latches and hence pins):

1.17.1.2 Port 0 as Simple Output Port

- When port 0 is configured as an output port, the latch pins that are programmed to 0 will cause the lower FET to turn on and pin is grounded.
- If a '1' is written on to the latch pin the FET will turn off and the pin is pulled HIGH by external pull up resistors.

1.17.1.3 Port 0 used as Multiplexed Address / Data bus (AD₀ - AD₇) for External Memory

- When micro-controller accesses external program memory or data memory the address for memory is generated by port 0 and port 2.
- Port 0 generates the lower order address $A_{\gamma} A_{0}$, while port 2 generates the higher order address $A_{8} A_{15}$.
- When port 0 is used as an address bus to the external memory, the internal control signals switch the address lines to the gate of FETs.
- If a logic 1 is written onto the address bit, then the upper FET will turn on and the lower FET will turn off providing a logic HIGH at the pin. If a logic 0 is written onto the address bit, then the upper FET will turn off and the lower FET will turn on providing a logic LOW at the pin. Once, the 8 bit address is been formed and latched by the Address Latch Enable (ALE) pulse into the external circuits, the bus turns around to data bus. Port 0 can now read data from the external memory. For reading data it must be configured as a input port. Fig. 1.17.3 shows multiplexed address / data bus.

1

1.

Q



(Aug. 2014 (In Sem.), 2 Marks)

Explain structure of Port 1 of 8051.

Q. .

lata rms

sture

the

the

luse

FET

[by

)

rnal

ress

ress

rder

the

nals

hen

FET

pin.

hen

FET

pin.

and

LE)

ırns

lata

a`it

17.3

!.

d.

Port 1 is a simple I/O port of microcontroller. Its address is 90H. It does not have any extra function. Hence, the output latch is connected directly to the gate of the lower FET, consisting of a circuit labelled internal pull up. Fig. 1.17.4 shows port 1 circuit.



Fig. 1.17.4 : Port 1 circuit

1.17.2.1 Port 1 as Simple Input Port

- When port 1 is used as an input port, "1" must be written to the corresponding port 1 latch bit. This causes the lower FET to turn off. The pin and input to pin buffer are pulled to logic HIGH by the internal pull up load.
- Port 1 is called as "quasi-bidirectional" port as its output is pulled high with pull up resistors.

1.17.2.2 Port 1 as Simple Output Port

- When port 1 is used as an output port, the latch pins that are programmed to 0, will cause the lower FET to turn on, the internal pull up to turn off and input to the circuit is logic 0.
- If '1' is written onto the latch pin then it will drive the input of external circuit high through the pull up. The lower FET turns off.
- The internal FET pull up is used to help the port 1 to speed up when it is used as an output port. The internal FET pull up has another FET that is in parallel to lower FET. This FET is turned on for two clock periods when the transition on the pin is low to high. This arrangement provides a low impedance path to the positive supply voltage.

1.17.3 Port 2	SPPU - Dec. 16
University Question	structure of 9051
microcontroller. (E	Dec. 2016, 4 Marks)

Function and use : Port 2 of the microcontroller 8051 is a multifunctional port. It can be used as a simple input / output port or for generating the upper order address bus for external memory ($A_8 - A_{15}$). Fig. 1.17.5 shows port 2 circuit. Its address is A0H. It is a bit addressable port.

 Port 2 circuit contains D-type latch, multiplexer, two unidirectional buffer and FET output stage with pull up.

1.17.3.1 Port 2 as Simple Input Port

- When port 2 is used as an input port, "1" must be written to the corresponding port 2 latch bit. This causes the FET to turn off. The pin and input to pin buffer are pulled to logic HIGH by the internal pull up load.
- Port 2 is called as "quasi-bi-directional port" as its output is pulled high with pull up resistors.



Fig. 1.17.5 : Port 2 circuit

1.17.3.2 Port 2 as Simple Output Port

- When port 2 is used as an output port, the latch pins that are programmed to 0, will cause the lower FET to turn on, the internal pull up to turn off and input to the circuit is logic 0.
- If "1" is written onto the latch pin then it will drive the input of external circuit high through the pull up. The lower FET turns off.

1.17.3.3 Port 2 used as Higher Order Address Bus (A₈ – A₁₅) for External Memory

The port 2 pins are momentarily changed, due to the address control signals when it is supplying the higher order address. The latch remains stable because it does not have to turn around for data input as in port 0.

Microcontrollers (SPPU-E&TC) 1-24 Introduction to Microcontroller Architecture

Fig. 1.17.6 shows how port 2 generates address in conjunction with ALE.

Fig. 1.17.6 : Port 2 generates higher order address in conjunction with ALE

1.17.4 Port 3

Use : Port 3 is a multifunctional port it can be used as a simple input / output port. The port 3 pins have special functions. Its address is BOH. It is a bit addressable port.

1.17.4.1 Functions of Port 3 Pins

Table 1.17.1 : Functions of port 3 pins

PIN	Symbol	SFR	Significance
P 3.0	RxD	SBUF	It is the receive data pin for senal port in UART mode.
P 3.1	TxD	SBUF	It is the transmit data pin for serial port in UART mode. It works as the clock output in the shift register mode.
P 3.2	INTO	TCON 1	It is an external interrupt. It is low level or falling edge triggered.
P 3.3	INT1	TCON 3	It is an external interrupt. It is low level or falling edge triggered.
P 3.4	TQ	TLO.	External Timer / Counter 0 input pin, gives pulses to TL0 register of the timer 0 to increment by 1.
P 3.5	T1	TL1	External Timer / Counter 1 input pin, gives pulses to TL1 register of the timer 0 to increment by 1.
P 3.6	WR	-	It is external memory write pulse. It is an active low pulse.
P 3.7	RD	. .	It is an external memory read pulse. Whenever data from memory is read this pulse is active low.

- Unlike the ports 0 and 2, where all the 8 bits simultaneously change for alternate use, each bit of port 3 can be programmed as I/O of to perform one of the functions listed above.
- Fig. 1.17.7 shows port 3 circuit.
- Port 3 bit contains D type latch, three unidirectional buffer, FET with internal pullup. As the internal pull up is fixed port 3 is called as "quasi-bidirectional" port.





1.17.4.2 Port 3 as Simple Input Port

When port 3 is used as an input port, "1" must be written to the corresponding port 3 latch bit. This causes the FET to turn off. The pin and input to pin buffer are pulled to logic HIGH by internal pull up load.

1.17.4.3 Port 3 as Simple Output Port

- When Port 3 is used as an output port, the latch pins that are programmed to 0, will cause the lower FET to turn on, the internal pull up to turn off and input to the circuit is logic 0.
- If "1" is written onto the latch pin then it will drive the input of external circuit high through the pull up. The lower FET turns off.

1.17.4.4 Port 3 as One of the Alternate Functions

- For achieving any one of the alternate output functions, another control signal called as "alternate output function" is available on Port 3. Depending on the logic level present on line "alternate output function" the FET will turn ON or OFF.
- When the latch bit of Port 3 is at logic 1, the output level is controlled by the control input.

1.17.4.5 Port Loading and Interfacing

- The output buffers of Ports 1, 2 and 3 can each drive 4 LS TTL inputs. Port 0 when used in external bus mode output buffer can drive 8 LS TTL inputs.
- In order to drive inputs these ports as port pins require external pull ups to drive any inputs.



1.18.2 Internal Memory Organization SPPU - Dec. 15

Q. Explain structure of in	iternal memory organization
of 8051.	(Dec. 2015, 6 Marks)
 For the proper operation 	on of a computer system
the anatom abould be	for more the
the system should have	we memory for program

The 8051 microcontroller has an internal RAM and ROM. If this memory is insufficient, then additional memory is externally added using



ture	Microcontrollers (SPPU-E&TC)	27 Introduction to Microcontroller Architecture
	Advantage of register banks	with $16 \times 8 = 128$ bits forming addressable bits. The
	- The advantage of Register banks is that it	microcontroller has given addresses to these bits
wte	reduces the latency period for a subroutine call	ranging from 0 to 127 (decimal) or 00H to 7FH.
ters	or an interrupt.	Hence, these locations are called bit addressable
	- When the programmer is using a set of registers	locations as shown in Fig. 1.18.2.
	R0 to R7 of bank 0, and an interrupt occurs :	Use : The addressable bits are useful if a binary
	(i) For a normal processor (without register	event in the program needs to be remembered a g
are	banks), the ISR or subroutine begins with	open switch close switch atc
3051	pushing the contents of all the registers	In order to accord the 199 bits of DAM locations
ight	onto the stack. This avoids overwriting of	- Inorder to access the 128 bits of RAM locations
) 32	the data of the callor function. At the end of	use only the single bit instructions. All the
Hto	ISR or subroutine all the contents of these	single bit instructions support only direct
	registers are to be popped. This pushing	addressing mode
for	and popping of data is the extra work the	- For single hit instructions there is no indirect
, R1	processor has to do and the time required	addressing mode
02H	to do this is called as latency period.	uuuressing moue.
	(ii) In case of 8051, the programmer need not	1.18.2.1(C) General Purpose RAM Area
at	push the data when an interrupt occurs or	
is at	when a subroutine is called. Instead the	- This RAW area is also called as scratch pad
k of	programmer can switch to another set of	area.
own	registers (register bank). And hence the	- It lies above the bit addressable area and has
	programmer need not even pop the data	address 30H to 7FH. This RAM area can be
	from stack. This saves the latency period	used as data RAM. The memory in this area is
	and nence improves efficiency of the	byte addressable.
	system.	 The programmer may declare stack in this area,
		provided sufficient number of bytes are
	Write instructions for selecting bank 1 of 8051	available.
	Microcontroller.	1-18 2 2 Licos of Intornal DAM
Bank 3	Soln. :	
	Select Bank 1 :	The uses of internal RAM are :
	SETE DSW 2	(i) It is not essential to utilise the entire area of
ister	CLR PSW A	internal RAM of the microcontroller as scratch
the		nad
6.2.	Ex. 1.18.2 SPPU - May 2014, 2 Marks	
then	Write code for selecting bank 2 of 8051.	(11) The microcontroller has instructions that allow
H to	Soln.:	the internal memory locations to be used as
li	Program to select Bank 2.	data pointers.
ierai	SETB PSW.4	(iii) The registers R0 to R1 in the four registers
0 :	SETB PSW.3	banks (Bank 0 to Bank 3) can be used as a
0 18	1.18.2.1(B) Bit Addressable Area of	pointer to point the internal RAM as well as the
1. 1	16 Bytes	external RAM. When the registers R0 or R1 are
nk I	Q. What is the address range allocated to bit	used to access the external RAM, these 8 bits
is a	addressable area in RAM of 8051 ?	will be treated as the LSB of 16 bit address and
nusi	Size and address range : The microcontroller has	the MSB is taken to be 00H by default
Rate	reserved 16 bytes of internal RAM whose address	the Misd is taken to be out by default.
	ranges from 20H to 2FH. These 16 bytes provide us	
· · · ·		

1.18.2.3 Internal ROM

- The microcontroller 8051 has a separate memory for the program and data. Both these memories have same address ranges.

Function : The internal ROM is used to store the internal program code. It occupies the address space ranging from address 0000 H to 0FFF H.

Address range: The PC can access program code bytes from 0000 H to FFFF H. The capacity of internal ROM is from 0000 H to 0FFF H. For addresses higher than 0FFF H the 8051 will automatically fetch the program code bytes from an external memory.

The PC is not bothered of about where the program code resides, the programmer decides whether the code resides in the internal memory, external memory or combination of the internal and external memory.

1.18.3 External Memory

- External memory is used in cases when the internal ROM and RAM memory available on chip is not sufficient. Two separate external memory spaces are made available by the 16-bit PC and the DPTR and by different control pins for enabling external ROM and RAM chips.
- If the 128 bytes of internal RAM is insufficient, then external RAM is accessed by the DPTR. In the 8051 family, external RAM of upto 64 KB can be added to any chip.
- The external ROM of upto 64 KB can be added to any chip in the 8051 family.

1.18.4 Special Function Registers (SFRs)

- Special function registers are placed in the address space immediately above the 128 bytes of RAM, from address 80H to FFH.
 - The SFR memory consists of important registers like accumulator, B register, interrupt control registers, PSW, timer / counter, power control, four I/O ports, serial control. Some of these registers are

bit addressable while remaining are byte addressable.

Introduction to Microcontroller Architecture

Fig. 1.18.4 shows the SFR structure.

1-28

- Some of the addresses i.e. locations in between 80H and FFH are not used. If we try to use one of these unused locations that are not defined or are empty, then we may get unpredictable results. When reading from such an unused location a random data will be given. When writing the data to such unused location the data will be lost, i.e. not stored anywhere.
- The PC is not a part of the SFR. The PC (program counter) does not have an internal RAM address.

SFRs are referenced by their addresses such as 0E0 H, 87 H, 90 H, 0A0 H, 80 H etc.



Special Function Registers

m(19.12)Fig. 1.18.4 : SFR Structure



1-29 Introduction to Microcontroller Architecture

1.18.5 CPU Timing and Machine Cycle

Microcontrollers (SPPU-E&TC)-

ł ľ

ė

С

ıl

ιs

G

Fig. 1.18.5 : State sequence in MCS-51 device

- Introduction to Microcontroller Architecture
- A machine cycle consists of sequence of 6 states, numbered S1 through S6. Each state time lasts for two oscillator periods i.e. each state has period 1 and period 2. Therefore, one machine cycle takes 12 oscillator clock periods.
- Each machine state is divided into two period : period 1 and period 2. During period 1, period 1 clock is active and period 2 clock is active during period 2. The machine cycle states will be numbered as S1P1 (State 1, period 1), S1P2 (State 1, period 2) S6P2 (State 6, period 2).
- Each period lasts for one oscillator period. Typically, arithmetic and logical operations occur during period 1 and register to register transfers occur during period 2. Fig. 1.18.5 shows the fetch 1 execute sequence in states and phases for different instructions.
- In case of one byte two cycle instruction e.g. MOVX. The MOVX instruction accesses external data memory. Two fetches are skipped while the external data memory is being addressed and strobed. Fig. 1.18.5 shows the timing diagram.

Ex. 1.18.3

If oscillator frequency of 8051 is 10 MHz, then what is the time required for one machine cycle ?

Soln. : Clock frequency = $\frac{1}{12} \times \text{oscillator frequency}$

Clock frequency = $\frac{10}{12}$ = 0.833 MHz. *.*..

 \therefore Time required for one machine cycle = $\frac{1}{0.833 \text{ MHz}}$

= 1.2 µs.

 \therefore One machine cycle = 1.2 µs.

1.18.6 Time for Execution of an Instruction

Instruction cycle helps in calculating the time required for executing an instruction e.g. : a two cycle instruction will need 2 µs. It is because onecycle frequency is $\left(\frac{1}{12}\right) f_{sc}$, where f_{sc} is the XTAL oscillation frequency. (Assuming crystal frequency 12 MHz)

Adding the total number of instruction cycles in a program that will take on execution gives the total time.

Syllabus Topic : Interrupt Structure

1.19 Interrupt Structure

1-30

- Whenever the microcontroller is executing a program and if a user wants service to an I/O device then an external asynchronous input would inform the microcontroller that it should complete the execution of current instruction and then fetch a new routine that will service the requesting I/O device. Once, the I/O device serviced, the microcontroller resumes is operation from the point whenever it had stopped. The external asynchronous input applied to the microcontroller is termed as an Interrupt.
- In this section we will study the interrupt structure enabling and disabling interrupts, programming the interrupts and interrupt priority.

1.19.1 Interrupt Service Routine

- Each interrupt requires an interrupt handler or an Interrupt Service Routine (ISR).
- Whenever an interrupt is invoked, the microcontroller executes an interrupt service routine. Each interrupt has a fixed location in the memory that holds the address of ISR.
- The group of memory locations kept aside to hold the addresses of ISRs is called as interrupt vector table.

1.19.2 Steps in Executing an Interrupt

Q. Explain the steps in executing an interrupt.

Whenever an interrupt is invoked, the microcontroller performs the following steps :

- Step I : The executes the microcontroller current instruction and saves the address of the next instruction on the stack.
- Step II : The microcontroller saves the current status of all the interrupts internally.
- Step III: The microcontroller jumps to a fixed location in the memory referred to as the interrupt vector table. The interrupt vector table holds the address of the interrupt service routine (ISR).

Step IV : The microcontroller jumps to the address of the ISR from interrupt vector table and jumps to it. The microcontroller executes the ISR till it reaches the last instruction of the subroutine i.e. RETI.	register (TCON). By setting or clearing the bits in these registers the program can block any or all of the interrupts. Fig. 1.19.1 shows the 8051 Interrupt structure and control system.
 Step V : On receiving the RETI instruction, the microcontroller returns to the main program where it was interrupted. The microcontroller fetches the address of program counter from the stack. The microcontroller then executes the main program from that address. Note : Step V is the critical role of the stack. Hence, while modifying the contents of the stack in the ISH, the number of pushes and pops must be equal. 	High Priority Interrupt Sequence Sequence
.19.3 8051 Interrupt Structure SPPU - May 13; Aug. 14, Dec. 15, May 16 Iniversity Questions 2. Explain the interrupt structure of 8051. (May 2013, Aug. 2014 (In Sem.), 2 Marks) 3. Draw and explain the interrupt structure of 8051 in detail. (Dec. 2015, May 2016, 6 Marks) The microcontroller 8051 supports five interrupts. These interrupts are automatically generated by internal operations and two interrupts are generated by the external signals provided. Although there are five interrupts, the manufactures data sheets indicate that there are six interrupts are :	INTERRUPT SOURCES The sources
 (i) Reset (ii) Timer 0 (TF0) and timer 1 (TF1) interrupt (iii) Enternal has been interrupt 	1.19.3.1 Timer Flag Interrupts
 (III) External nardware interrupts, INT0 and INT1 (iv) Serial communication interrupts RI and TI. All the interrupt functions are under the program control. The programmer is able to change the control bits in the Interrupt Enable register (IE), the interrupt priority register (IP), and the Timer control 	 When the timer / counter overflows, the corresponding timer flag TF0 or TF1 is set to 1. The flag is cleared to 0 when the interrupt generates program call to the timer subroutine in the memory. 1.19.3.2 Serial Port Interrupts The serial port interrupt is generated because of RI or TI. These bits are logically ORed, to provide a single interrupt to the processor

n de la

W. CAN

e

6 11

a D it d

:е ;е

es id it in

> ot s, ot

> > ۰**۲**•

:e :e :n

to as

ne

e e t d s t e

- The TI bit in the SCON register is set when a data byte is transmitted and the RI bit in the SCON register is set whenever a data byte is received.
- The serial port Interrupts RI and TI are not cleared like the Timer interrupt when the interrupt generates program call. So, the program which deals with serial communication must reset or clear the RI or TI bits to 0 to enable next data communication operation.

1.19.3.3 External Interrupts

The two interrupts that are generated by

external circuits are INTO and INT1. The inputs on the pins of these interrupts sets the interrupt flags IEO and IE1 in the TCON register. These interrupts may be edge triggered or they may be level triggered.

1.19.4 Interrupt Vector Addresses

SPPU - Aug. 14

1-32

University Question	
Q. List the vector	addresses.
	(Aug. 2014(In Sem), 1 Mark)

Table 1.19.1 depicts the vector location for different interrupt sources. e.g. If TF0 interrupt is generated by Timer 0, then the microcontroller branches to vector location 000BH. The program execution will continue from that location till a return instruction is encountered.

 Table 1.19.1 : Interrupt vector table

Source	Interrupt vector address (ROM location)
Reset	0000H
External hardware interrupt 0 (INT0)	0003 H
Timer 0 interrupt (TF0)	000BH
External hardware interrupt 1 (INT1)	0013H
Timer 1 interrupt (TF1)	001BH
Serial communication interrupt (RI and TI)	0023 H

A total of 8 bytes is set aside for each interrupt e.g. a total of 8 bytes from location 000BH to 0012H is set aside for Timer 0 interrupt (TF0). If the interrupt service routine is short enough to fit in the memory space allocated to it, it is placed in the interrupt vector table, otherwise an LJMP instruction is placed in the vector table to point to the address of the interrupt

service routine. The remaining bytes allocated

1.19.5 Enabling and Disabling an Interrupt with the IE Register

to the interrupt are unused.

SPPU - Dec. 13, May 15, Oct. 16

University Questions Q. With the help of IE register explain interrupt structure of 8051. Q. Explain Interrupt enable register ?

Explain Interrupt enable register ? (May 2015, 3 Marks)

Q. Explain IE register of 8051.

(Oct. 2016(In Sem.), 2 Marks)

- When the 8051 microcontroller is reset, all the interrupts are disabled. Even if the interrupts are activated they will not be responded by the microcontroller upon reset.
- The interrupts must be enabled/activated by the software, so that the microcontroller can service the interrupts. The interrupts can be enabled or disabled by modifying the bit in the **IE register.** Fig. 1.19.2 shows the IE (Interrupt Enable Register).

(MSB)				• •			(LSB)
EA	-		ES	ET1	EX1	ET0	EX0
Enable B	Enable Bit = 1 enables the interrupt. Enable Bit = 0 disables it.						sables it.
Symbol	Position				Function		
EA	IE.7	disa will sou sett	ables a be ack irce is ling or (II interrup nowledge individua clearing it	ots. If EA ed. If EA Ily enable s enable	A = 0, no = 1, each ed or dis bit.	n interrupt n interrupt sabled by
	IE.6	Reserved					
-	IE.5	Reserved					
ES	IE.4	Serial Port interrupt enable bit.					
ET1	IE.3	Timer 1 interrupt 1 enable bit.					
EX1	IE.2	External interrupt 1 enable bit.					
ET0	IE.1	Timer 0 interrupt enable bit.					
EX0	IE.0	Exte	ernal in	terrupt 0	enable bit		

Fig. 1.19.2 : Interrupt Enable register (IE)

Introduction to Microcontroller Architecture

Microcontrollers (SPPU-E&TC) 1-33 Introduction to Microcontroller Architecture

IE is a bit addressable register. It contains a global disable bit EA that disables all the interrupts at once.

1.19.5.1 Steps in Enabling an Interrupt

- To enable an interrupt the following steps are to be considered :
- **Step I :** The bit D_{γ} of the IE register must be set.
- **Step II :** Set the corresponding bit in the IE register for enabling a particular interrupt. If the EA bit is not set, then no interrupt will be responded even if the bit in the IE register is set.

Ex. 1.19.1

Program the 8051 to

- (i) Enable timer 0 interrupt, serial interrupt and external hardware interrupt (EX1)
- (ii) Disable all the interrupts using a single instruction
- (iii) Disable the Timer 1 interrupt.

Soln.:

٦e

⊦tś he

by

an

he

he

ıpt

upt

upt

by

(i) For enabling timer 0 interrupt, serial interrupt and external hardware interrupt (EX1) the IE is,

$$1 0 0 1 0 1 1 0 = 96 H$$

The instruction

MOV IE, #96H or

MOV IE, # '10010110B' will enable the interrupts.

- (ii) If the EA bit is cleared, then all the interrupts are disabled. CLR IE.7 instruction will disable all the instructions.
- (iii) We need to disable bit 3 for disabling the Timer1 interrupt CLR IE.3 will disable Timer 1 interrupt.

1.19.6 Interrupt Priority in the 8051/52 SPPU-Aug. 14

University Question

Q. How priority can be changed ?

(Aug. 2014(In Sem.), 1 Mark)

 Upon power up, the priorities are assigned according to Table 1.19.2.

Table 1.19.2 : Interrupt priorities

No.	Interrupt Source	Name	Priority level
, 1	External interrupt 0	INTO	Highest
2	Timer interrupt 0	TF0	
3	External Interrupt 1	INT1	
4	Timer Interrupt 1	TF1] ∳.
- 5	Serial communication	RI + TI	
6	Timer 2 (8052 only)	TF2	lowest

- These priorities are assigned to the registers by default, but if the programmer wishes to change the priority, then the priority can be changed by the IP register.
- If two requests of the same priority level are received at the same time, then an internal polling sequence determines which request is serviced.
- If two requests of different priority are received at the same time, then the request having higher priority level will be serviced first.
- Thus, within each priority level there is a second priority structure determined by the polling sequence.

1.19.6.1 Setting Interrupt Priority with the IP Register

SPPU - May 15, Oct. 16

University Questions	
Q. Explain interrupt	priority register ?
	(May 2015, 3 Marks)
Q. Explain IP registe	er of 8051.
	(Oct. 2016(In Sem.), 2 Marks)

- The interrupt priorities in Table 1.19.2 can be modified by programming a register called IP (Interrupt Priority) register.
- Fig. 1.19.3 shows the IP register.
- Upon reset the IP register contains all 0's. To assign a higher priority to any of the interrupts we make the corresponding bit in the IP register high.

(MSB)							(LSB)				
-	-	-	PS	PT1	PX1	·PT0	PX0				
Priority bit = 1 assigns high priority, Priority Bit = 0 assigns low priority											
Symbol Position Function											
-	IP.7	Res	served								
-	IP.6	Reserved									
_	IP.5	Res	Reserved								
PS	IP.4	Ser	Senial Port interrupt priority bit.								
PT1	IP.3	Tim	Timer 1 interrupt priority bit.								
PX1	IP.2	External interrupt 1 priority bit.									
PT0	IP.1	Tim	Timer 0 interrupt priority bit.								
PX0	IP.0	Exte	External interrupt 0 priority bit.								

Fig. 1.19.3 : Interrupt priority register (IP)

Ex. 1.19.2

Program IP register to assign the highest priority to INT1. Soln.:



External interrupt 1 priority bit

(i) SETB IP.2 or

(ii) MOV IP, #04H instructions will assign highest

priority to INT1

Ex. 1.19.3

If IP register is loaded with 0CH, write down the sequence in which interrupts are serviced.

Soln. :

If IP = 0CH, it sets the external interrupt

INT1 and Timer 1 (TF1) interrupt at a high priority level as compared to other interrupts. The sequence in which the interrupts are serviced is as follows:

	Interrupt source	Name	Priority level
Highest priority	External interrupt 1	(INT1)	
	Timer interrupt 1	(TF1)	
	External interrupt 0	(INTO)	
	Timer interrupt 0	(TF0)	
Lowest priority	Serial communication interrupt	(RI + TI)	₩.

Introduction to Microcontroller Architecture

1.19.6.2 Nested Interrupts

1-34

- When the 8051 is executing an ISR inorder to provide service to an interrupt and if another interrupt is invoked, then in such a case if the newly invoked interrupt is a high priority interrupt then only it can interrupt the previously serviced low priority interrupt. It is an **interrupt inside interrupt** or **nested interrupt**.
- A low priority interrupt can be interrupted by a high priority interrupt, but not by any other low priority interrupt.
- All the 8051 interrupts are latched and kept internally. This allows low priority interrupts to be serviced after the high priority interrupts are being serviced.

1.19.7 Triggering the Interrupt by Software

- It is possible to trigger the interrupts by software. It can be achieved by simple instructions that set the interrupts and cause the microcontroller 8051 to jump to the interrupt vector table.
- e.g. : If the IE bit for Timer 0 is set, then the instruction SETB TF0 will interrupt the 8051 and force it to jump to the interrupt vector table to provide service to the interrupt.
- Thus, it is not required to wait for the Timer 0 to rollover to have an interrupt.
- We are using an instruction to raise the interrupt. This is called as software triggering of the interrupt.

1.19.8 Why We Cannot use RET Instead of RETI as the Last Instruction of on ISR ?

RET and RETI both these instructions return control to the main program from the subroutine/ISR. However, the RETI instruction clears the interrupt service flag after servicing the interrupt. This allows the 8051 microcontroller to accept a new interrupt.

If we use RET as the last instruction of an ISR, then after the initial interrupt all other interrupts will be blocked till the initial interrupt is serviced. Hence, RETI must be the last instruction of an ISR.

ire

to

ier

he

ity

he

is

ed

y a

ow

ept

; to

are

by

ple

use the

the

)51

ble

 $\mathbf{r} 0$

the

are

of

on

urn

the

tion

 \mathbf{the}

: to

an

her

ot is

tion

Syllabus Topic : Timers and its Modes

1.20 Timers and its Modes

SPPU - Dec. 16

1-35

University Question Q. Explain counter operation in 8051 microcontroller. (Dec. 2016, 6 Marks)

Function and use : The microcontroller 8051 has two 16 bit Timer / Counter registers namely Timer 0 (T0) and Timer 1 (T1). Both these registers can be configured independently to operate as timer or an event counter. They can be used as timers to generate a time delay or as counters to count events happening outside the microcontroller.

- When used as a "Timer" the register is programmed to count the internal clock pulse. The internal clock pulses are generated from a constant clock generator, the count loaded in the register gives constant time. The register is incremented every machine cycle. One machine cycle consists of 12 oscillator periods and so the counting rate is 1/12 of the oscillator frequency.

When used as a "Counter", the microcontroller is programmed to count external pulses. The register is incremented in response to a high to low transition (\mathbf{v}) of the corresponding external input pin, T0 and T1. The external input does not have a constant frequency and hence it is not used for timing reference.

Maximum count rate : Hence, in order to recognize the high-low transition the microcontroller requires two machine cycles i.e. 24 oscillator periods. The maximum count rate is 1/24 of the oscillator frequency.

- There are no restrictions on the duty cycle of the external input signal, but it should be held high atleast for one machine cycle, to ensure that the input is sampled atleast once before it changes.

- The timer mode can also be used for **pulse** width measurement. When the gate bit is kept '1', the timer runs until the INTx pin is high. Hence the timer is counting the number of internal clock pulses for which the pulse on INTx pin is at logic '1'. For e.g. if the timer counts from 1 to 10 and the crystal is of 12 MHz (i.e. one machine cycle is 1µsec), it indicates the pulse on INTx pin was at logic '1' for 10 µsecs.

1.20.1 Timer 0 and Timer 1 Registers

Size of registers :

The counter / timer registers are divided into 8 bit registers called the timer low (TL0 and TL1) and timer high (TH0 and TH1). TL0 and TH0 together form the 16 bit Timer 0 and TL1 and TH1 forms the 16 bit Timer 1.

- Fig. 1.20.1 shows the timer 0 and timer 1 registers. These registers can be accessed like other registers A, B, R0, R1 etc.

Timer 0 registers TH0 TL0 $D_{16}D_{14}D_{13}D_{12}D_{11}D_{10}D_{9}D_{8}D_{7}D_{6}D_{5}D_{4}D_{3}D_{2}D_{1}D_{0}$ Timer 1 TH1 TL1 registers

Fig. 1.20.1 : Timer 0 and Timer 1 registers

1.20.2 TMOD and TCON Registers

	SPP0 - Dec. 12, Aug. 15
University Questions	
Q. Explain the form	hat of TMOD register of 8051 µc. in
detail.	(Dec. 2012, 9 Marks)
Q. Explain the use	of TMOD register of 8051.
	(Aug. 2015 (In Sem.), 2 Marks)
The countor of	otion is controlled by the

- The counter action is controlled by the bits in the SFRs timer mode control register (TMOD) and the timer / counter control register (TCON) and some instructions.

Size : They are 8 bit registers.

- Fig. 1.20.2 shows TMOD register and Fig. 1.20.3 shows the TCON register.

Introduction to Microcontroller Architecture

Microcontrollers (SPPU-E&TC) 1+36 Introduction to Microcontroller Architecture



m(19.21)Fig. 1.20.2 : Timer / Counter mode control register (TMOD)

Use:

Both the timers T0 and T1 use the SFR called TMOD register to set various timer operation modes.

TMOD is an 8 bit register. It uses the lower 4 bits for Timer 0 and upper 4 bits for Timer 1. In each case, the lower 2 bits are used to set the timer mode and upper 2 bits specify the operation.

· .		(MSB)			(L	SB)
		TF1 TR1 TF0	TRO	IE1 IT	I IEO I	TO
	· .	V V Timer 1 Timer	0	$\frac{V}{INT1}$		
			_		IN IO	
Symbol	Position	Name & Significance		Symbol	Position	Name & Significance
TF1	TCON.7	Timer 1 overflow Flag. Set by hardware on timer Counter overflow. Cleared by hardware when processor vectors to interrupt routine		IE1	TCON.3	Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.
TR1	TCON.6	Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter on/off.		IT1	TCON.2	Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.
TFO	TCON.5	Timer 0 overflow Flag. Set by hardware on Timer counter overflow. Cleared by hardware when processor vectors to interrupt routine.		IEO	TCON.1	Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed
TRO	TCON.4	Timer 0 Run control bit. Set/ cleared by software to turn Timer/Counter on/off.		ITO	TCON.0	Interrupt 0 Type control bit Set / cleared by software to specify falling edge/low level triggered external

m(19.22)Fig. 1.20.3 : TCON Timer / Counter control register

Function : The SFR TCON (Timer/Counter Control) register controls the timer/counter operations. The lower four inputs serve to the interrupt functions, but the upper four bits are for timer operations.

1.20.3 Clock Source for Timer

- If the C/T = 0, then the crystal frequency attached to 8051 is the source of clock for timer. i.e. the size of the crystal frequency attached to 8051 decides the speed at which the timer of 8051 ticks.

The timer frequency is always $\frac{1}{12}^{\text{th}}$ of the

frequency of the crystal attached to 8051.

1.20.4 How are Timers 0 and 1 Started and Stopped ?

The 8051 timers can be started and stopped by hardware and software controls.

- The start and stop of the timer are controlled by the software method by the TR (timer start) bits
 TR0 and TR1 in the TCON register.
- It can be achieved by the instructions "SETB TRO" and "CLR TRO" for Timer 0 and "SETB TR1" and "CLR TR1" for Timer 1. The SETB instruction starts the timer and CLR instruction stops the timer. These instructions start and stop the timer till the GATE = 0 in the
- TMOD register.
 The hardware method of starting and stopping the timer by an external source can be obtained by making GATE = 1 in the TMOD register.

Syllabus Topic : Timer Modes of Operation

1.20.5 Timer Modes of Operation

	5			IVIC	17	10	, ר	66.		2
University Questions										
Q. Explain different timer/cour	nter	m	od	es	of	80	51			
		(M	ay	20)1:	3, 8	3 N	larl	(S)	
Q. Explain in details the timer	mo	de	s c	of 8	105	<u>51.</u>				1000000
		(De	ec.	2()1:	3, 8	3 N	lari	(8)	0000

ion

ach

10000





1.20.6 Counter and Pulse Width Measurement (PWM)

- 8051's Timer/Counter can also be used as a
 - counter when $C/\overline{T} = '1'$. We will see this feature of 8051 in this section. This feature can also be used to measure the frequency by measuring the number of pulses in 1 second.
- Another feature of 8051's timer/counter is that it can be used to measure the width of a pulse. This can be implemented by programming the timer/counter in timer mode. The pulse to be measured is to be applied on the INT0 or INT1 pins for timer 0 and timer1 respectively. The GATE bit of the TMOD register is to be made '0'. The count in the timer registers indicate the number of machine cycles for which the pulse was at logic '1'. This when multiplied with the time period of 1 machine cycle gives the time period for which the pulse was at logic '1'.

Syllabus Topic : Programming the 8051 Timer / Counter in Mode 0 and 1

1.20.7 Programming the 8051 Timer / Counter in Mode 0 and 1

Program 1.20.1

Indicate the mode in which the timer will be operated after the execution of the following instructions :

MOV TMOD, #20H (ii) (i) MOV TMOD, 02H

Soln. :

Initially we will convert the hex values to binary.

(i) TMOD = 0010 0000. H	Hence mode 2 of timer 1 is selected.
-------------------------	--------------------------------------

(ii) TMOD = 0000 0010. Hence mode 2 of timer 0 is selected.

Program 1.20.2

Estimate the timer's clock frequency and its period, for the 8051 based system that has clock frequency of 16 MHz. Soln.:

We know that the frequency for the timer is $\frac{1^{\text{th}}}{12}$ of the crystal frequency.

Clock frequency
$$= \frac{1}{12} \times 16 = 1.333 \text{ MHz}$$

 \therefore Clock period $= \frac{1}{T} = \frac{1}{1.333} \text{ MHz}$
 $= 0.75 \,\mu \text{s}$...Ans.

Program 1.20.3

Describe various modes of Timer in 8051. Find out Hex number to be loaded in TH0, to produce delay of 4.096 msec in mode '0' operation. Assume clock frequency of 12 MHz. $f_{OSC} = 12 \text{ MHz}$ Soln.:

Hence the counter will count up every 1 µs.

$$\frac{4.096 \text{ ms}}{1 \text{ us}} = 4096 \text{ clocks}$$

To achieve this need to load into TL and TH the value

 $65536 - 4096 = (61440)_{10} = F000H.$

Hence **TH0** = **F0H**, **TL0** = **00H** ...Ans.

Syllabus Topic : Programming the Timer in Mode 1

1.20.8 Programming the Timer in Mode 1

Following are the steps to program the timer in mode 1.

Step I : Load the TMOD register.

73C			2 2 M M M M	2020 X 2020	000000000000000000000000000000000000000		0.0000000000		< 1030 Michael			00000000000000	0000000000	0.0000000.00	1000000000				00000000000	
2004	202003	0.000.0000				****************	00.00000000	x			0000000000		100 C 102 C	2.87.990	100.00.00		00.003/00		Star 8,200	
		20200000000	CON 22 12	00002.0000	39 J. C. C. C. C.	CONC. 10000	631 F.L. 1999	2200039678	(1) (1) (2)	302.228	222223	22 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1			X	A	********	200.000000	CONTROOM IN	
80		~~	SSS 40 PG	8686 - 6 086	*******	<u> </u>	- 	- 10 A GA	10.000 16.00	6386 - A.S.	- Contra - Co.	685233.63	100 C	-	2010 C 1000	C	Level 2	2230200000	2.322.87	
60 M	_		1700 DOM 120	1000000000000	000000000000000000000000000000000000000		Contraction of the second	 Concost 	A CONTRACTOR	State 101		• • • • • • • • • • • • • • • • • • •	100 C C C C C C C C C C C C C C C C C C							
~			2000 UN 100	1000000000		- 1 D 1000	e 1911 - 19	CO. 0.004	10332.000	B0000 - B0 - B4	*****	1.000 N 001	1000077226		200 C 10 C 10	2 2 3 6 6	 access 		AGE - 1803	
90	_	_	000 000000	0001_0000			_	10.000 (10.000)		00000		(23)	- 10 CON				C 1 20066	AN CARGO (* 1		
2.20		806/57 100	C. S. M. M. S. S. C.	2020300000	2000/07/2002/1			5063606366		2002 20222		220300154.6	605 a 1707 9	CO2000000000000000000000000000000000000	100000000			2 M (10) 10		
		100000 TOON		0000000000		20200332000003				Market Constant				2252666	200600000	10.0000000				
	3552.577	20822222	0.000.000		2.052676777		10000257	11121125				12/2010/06/2		2003/855854	50.000.000	contraction of the second	\$22,089.22			
					5 A 6 6 7 C 7 B	Contraction	NY 10000000			C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.C.						120 Y 11 Y 11	0	2.000.00 X		
	A35A30	8000 Y 100		A00.07.553	55.00.6777	and reneral	100000007	1267-0382	10010012016	C	A.A.S. & C.	6562.555552			5820009004	22842222			ann	
~~	00100000						X0					• 2000 W 1200	200.147.5	8.272709000		9922390000		2012-00140		
	0000000	(22) (22)					855 A.S.A.			60 A C 1 M		8.80 <i>0</i> 0.00	v	0440325275	2000000000	10032-002	200,000.0	10000000000		
			A	NY 10 Y 10 Y			Aug					100001111				2000000. N/C				
	266 007055	20.000 C C C C C C C C C C C C C C C C C					1000 March 1996				_	A. M. M. M. M. M.		18-19-27-CA		001296384			Sectors.	
	A. A	10 M AND 10 M AV				Contract and the second	100000 - 100 J								1					

Step III: Start timer.

Step IV: Observe the timer flag (TF). Exit from the loop when the TF flag is set.

Step V : Stop timer.

Step VI : Clear the timer for next round.

Step VII : Go back to step II.

Program 1.20.4

Assuming that XTAL = 11.0592 MHz, write a program to generate a square wave of 2 KHz frequency on pin 1.5.

Soln. : The period of square wave is $\frac{1}{2 \text{ KHz}} = 500 \, \mu \text{s}$

Let us assume that duty cycle of square wave is 50%. Hence, the square wave will be high for 250 μs and it will be low for 250 μs.

XTAL = 11.0592 MHz i.e. the counter will count up every 1.085 µs.

$$250 \ \mu s$$

 $\frac{200 \ \mu S}{1.085 \ \mu s} = 230, \ 1.085 \ \mu s$ intervals will make a 500 μ s / 2 KHz pulse.

The values that should be loaded into TH and

TL registers are $65536 - 230 = (65306)_{10} = FF1AH$

 \therefore TL = 1AH and TH = FFH

Program :							
Label	Instruction	Comments					
	MOV TMOD, #10H	Load TMOD register in timer 1, mode 1					
L1 :	MOV TL1, #1AH	Load TL					
	MOV TH1, #0FFH	Load TH					
	SETB TR1	Start timer 1					
12:	JNB TF1, L2	Remain until timer rolls over					
	CLR TR1	Stop timer 1					
	CPL P1.5						
ŕ	CLR TF1	Clear timer 1 flag					
	SJMP L1	Reload timer as mode 1 is not auto reload					

Syllabus Topic : Delay Using Timer

Program 1.20.5 SPPU - Oct. 2016, 5 Marks

Microcontrollers (SPPU-E&TC)

Describe the values to be loaded in TH, TL and TMOD on register for delay calculations of 1 msec using timer 1. (Assume oscillatory frequency 10 MHz).

Soln. :

re

ex

ec

CH.

18.

in

in

h

11

n to

 μs

vave

250

will

ke a

and

Crystal frequency = 10 MHz

 \therefore Time for 1 machine cycle = $\frac{12}{10 \text{ MHz}}$ = 1.2 μ sec.

Delay period = 1 msec The count for mode 1 can be calculated as, (Count - 1) = Maximum value - required delay $\times \frac{\text{Crystal frequency}}{12}$

 $(Count - 1) = FFFF - 1 \times 10^{-3} \times \frac{10 \times 10^{6}}{12}$ (Count - 1) = 65535 - 833 $Count = (64703)_{10} = FCBFH$ TH1 = FCHTL1 = BFH

TMOD = 10 H (Timer 1, mode 1)

Program :

Label	Instruction	Comments
	MOV TMOD, #10H	Timer 1, mode 1
L1:	MOV TL1, #BFH	TL1 = BFH
	MOV TH1, # FCH	Load TH1 = FCH
	SETB TR1	Start Timer 1
L2:	JNB TF1, L2	Wait till timer rolls over
	CLR TR1	Stop Timer1
	CLR TF1	Clear Timer 1 flag
·	SJMP L1	Reload Timer 1

Introduction to Microcontroller Architecture

Program 1.20.6 SPPU - Aug. 2014, 6 Marks

Calculate the hexadecimal values to be loaded in TH, TL and TMOD register for delay calculations of 1 msec using Timer 1 in mode 1. (Assume input frequency = 12 MHz). **Soln.:**

Crystal frequency = 12 MHz Delay = 1 msec Count - 1 = Maximum value - delay $\times \frac{\text{Crystal frequency}}{12}$ Count - 1 = FFFF - 1 × 10⁻³ × $\frac{12 \times 10^6}{12}$ Count - 1 = 65535 - 1000 Count = (64536)_{10} = FC18H \therefore TH1 = FCH TL1 = 18 H TMOD = 10 H (Timer 1, mode 1)

Program

1-41

Label	Instruction	Comments
	MOV TMOD, #10H	Load TMOD register in timer 1, mode 1
L1:	MOV TL1, #18H	Load TL1 = 18H
	MOV TH1, #FCH	Load TH1 = FCH
	SETB TR1	Start Timer 1
L2:	JNB TF1, L2	Remain until timer rolls over
	CLR TR1	Stop timer 1
	CLR TF1	Clear timer 1 flag
	SJMP L1	Reload Timer 1 in mode 1

1.20.9 Mode 0 Programming

The programming of timer in mode 0 is same as the programming of mode 1. In mode 0 the timer is a 13 bit timer, so the maximum possible count ranges in values between 0000H to 1FFFH. Hence, when timer reaches to 1FFFH, it rolls over to 0000H and TF is raised.

1.20.10 Programming the Timer in Mode 2

Following are the steps to program the timer in mode 2.

Step I :	Load t	he TMO	D registe	r.	
Step II :	Load	the TH	register	with	initial
	count.				
Step III :	Start t	he time	r.		

1-42

Introduction to Microcontroller Architecture

Step IV :	Observe the TF flag. Exit from loop
	when the TF flag is set.
Step V :	Clear the TF flag.
Step VI :	Goto step IV, as mode 2 is auto
	reload

Program 1.20.7

Compute the frequency of the square wave generated on P1.5 in the following program.

Label	Instruction
	MOV TMOD, #20H
	MOV TH1, #4H
	SET TR1
L1:	JNB TF1, L1
BACK :	CPL P1.5
	CLR TF1
	SJMP BACK

Soln.:

Since TH1 is 8 bit in mode 2

 $\therefore 256 - 4 = 252$ cycles

 $252 \times 1.085~\mu s$ the square wave will remain high and for 273.33 μs the square wave will remain low.

:. Period T =
$$2 \times 272.33 = 544.67 \,\mu s$$

Frequency = $\frac{1}{T} = 1.8359 \,\text{KHz}.$

Program 1.20.8

Write an assembly language program for 8051 such that LED connected to port P1.0 will flash at a rate 0.5 sec rate when line P2.3 goes high use timer 0 for generating delay. **Soln.**:

Let XTAL = 12 MHz.

:. Timer clock frequency
$$=\frac{12MHz}{12} = 1$$
 MHz

 \therefore T = 1 µs.

Hence we can get a maximum delay of $65536 \times 1 \,\mu s = 65.536 \,m s.$

To get a delay of 0.5 sec we will program timer 0 to give a delay of 50 ms. We will execute the delay for 10 times so that we will get a delay of 0.5 sec.

To obtain a delay of 50 ms, the values that should be loaded into TH and TL registers are :

$$(65536 - 50000)_{10} = (3CB0)_{H}$$

$$\therefore$$
 TL = B0H and TH = 3CH

Program :

Delay routine

Label	Instruction	Commente
DELAY :	MOV R0, #0AH	Initialize counter to 10
L1:	MOV TL0, #0BH	Load TL
	MOV TH0, #03CH	Load TH
	SETB TRO	Start timer 0
L2:	JNB TF0, L2	Remain until timer rolls over
	CLR TR0	Stop timer 0
	CLR TF0	Clear timer 0 flag
	DJNZ R0, L1	Decrement R0 and if R0 \neq 0 repeat
	RET	

Main program :

Label	Instruction	Comment
•	MOV TMOD, #01	Timer 0, Mode 1
	MOV P2, #0FFH	Let P2 = input port
AL1:	JB P2.3, AL1	Continue till P2.3 - 1
HERE : CPL P1.0		Toggle P1.0
	ACALL DELAY	Call Delay
	SJMP HERE	Repeat

Program 1.20.9

Write an assembly program for counting the pulses on P3.5 pin (T1) and display the hex count on P0 (LSB) P1(MSB). Soln.:

Program :

Label	Instruction
	org 0000H
	LJMP main
	org 1000H
main :	MOV P0, #00H
	MOV P1, #00H
	MOV TMOD, #50H
	MOV TL0, #00H
	MOV TH0, #00H
	SETB P3.5
	SETB TRO
wait :	JNB TF0, wait
	CLR TF1
	MOV P0, TL0
	MOV P1, TH1
	SJMP wait

Ρ

W

1(

fr∈

Sc

0.:

0.(.:.

Program 1.20.10

Write an assembly program to generate a square wave of 10 KHz with timer 0 on Port pin.

Soln. :

Frequency = 10 KHz.

 \therefore 1 clock pulse = $\frac{1}{10 \text{ KHz}}$ = 100 µsec.

:. 50 µsec is 'ON' time and 50 µsec is 'OFF' time Hence, a delay of 50 µsec required

$$\therefore \text{ count } = \frac{50 \,\mu\text{sec}}{1\mu\text{sec}} \text{ (Assuming 12 MHz crystal)} \\ = 50.$$

Program:

Label	Instruction	Comments
	ORG 0000H	
	LJMP main	by pass interrupt vector table
	ORG 000BH	Interrupt vector for Timer 0
	CPL P0.0	Complement P0.0 bit
	RETI	Return from ISR
	ORG 1000H	Start main program after interrupt vector table
main :	MOV TMOD, #02	Initialize timer 0 is mode 2
	MOV TH0, #50	Load timer count
	MOV TL0, #50	
	MOV IE, #82H	Enable Timer 0 interrupt
	SETB TR0	Start Timer 0
here :	SJMP here	Wait it timer rolls off

Program 1.20.11

Write a program to generate frequencies of 2 KHz and 10 KHz on pins P0.0 and P0.1 respectively. Assume crystal frequency = 12MHz.

Soln. : Timer clock frequency = $\frac{12 \times 10^6}{12} = 1$ MHz

For 2 KHz

On period is 0.25 msec and off period is 0.25 msec.

- \therefore TH0 = 256 0.25 × 10⁻³ × 1 × 10⁶
 - TH0 = $(6)_{10} = 6H$

For 10 KHz

On period is 0.05 msec and off period is 0.05 msec.

: TH1 =
$$256 - 0.05 \times 10^{-3} \times 1 \times 10^{6}$$

TH1 = $(206)_{10} = CEH$

Program :			
Label	Instruction	Comments	
	ORG 0000H	Avoid using interrupt vector table	
	LJMP main		
	ORG 000BH	ISR for Timer 0 interrupt	
	CPL P0.0	Complement bit P0.0	
	RETI	Return from ISR	
	ORG 001BH	ICD for Timer 1 interrupt	
	CPL P0.1	complement bit return from ISR	
	RETI		
main :	ORG 0030H		
	MOV TMOD, #22H	Initialize both timers in mode 2	
	MOV IE, #8AH	Enable Timer 0 and Timer 1 interrupts	
	MOV TH0, #06H	Count value for 2 KHz wave	
	MOV TH0, #CEH	Count value for 10 KHz wave	
	SETB TRO	Start Timer 0	
	SETB TR1	Start Timer 1	
here :	SJMP here	Wait till either timer rolls off	
-	END	•	

1.7 million (199-61-7)

Program 1.20.12

Write an assembly program to switch 'on' or 'off ' a LED connected on P1.5 when external interrupt $\overline{INT0}$ is activated. **Soln. : Program :**

	Label	Instruction	Comments
•		ORG 0000H	Bypass interrupt vector table
in.		LJMP MAIN	
	1	ÓRG 0003H	Interrupt vector for Interrupt 0
		SETB P1.5	Tum on LED
	L1 :	MOV R0, #200	Wait for sometime
		DJNZ R0, L1	
		RETI	Return to main program
		ORG 0030H	
	MAIN :	MOV IE, #81H	Enable INT0
	L2:	SJMP L2	
		END	End program

Program 1.20.13

Write an assembly language program for 8051 to generate a delay of 1msec using 12MHz crystal.

Soln. :

Crystal frequency = 12 MHz.

ure

)

Time for 1 machine cycle = ... $= 1 \, \mu \text{sec.}$ 12 MHz · . . Delay period = 1 m sec.

Hence a delay of 1 msec is required.

We will require mode 2; and execute a *.*.. delay of (lets say) 250 µsec four times.

Suppose we use timer 1, TMOD = 20 H

TH1 = TL1 = $(256)_{10} - (250)_{10} = (6)_{10} = (6)_{16}$

The ISR should just toggle a port pin of 8051. **Program**:

Label	Instruction
Delay :	MOV TMOD, #20H
	MOV TH1, #06H
	MOV TL1, #06H
	SETB TR1
here :	JNB TF1, here
	RETI

Syllabus Topic : Delay Using Interrupt

Program 1.20.14

Write a program to generate a square wave of frequency 1KHz and 75% duty cycle at pin P1.0 using 8051 microcontroller. Assume microcontroller is operating at 6 MHz.

Soln.:

Crystal frequency = 6 MHz

$$\therefore$$
 Time for 1 machine cycle = $\frac{12}{6 \text{ MHz}}$ = 2 µsec.

Square wave period = 1 msec.





Fig. P. 1.20.14

Hence the delay required (Using timer 1 in Mode 1)

(i) For 'ON' period

$$\frac{750 \,\mu \text{sec}}{2 \,\mu \text{sec}} = 375$$

- \therefore Count = 65536 375 = (65161)₁₀ = (FE89)₁₆
- (ii) For 'OFF' period

250 µsec = 125

2 µsec

 \therefore Count = $65536 - 125 = (65411)_{10}$ $= (FF83)_{16}$

Program :

1-44

Label	Instruction	Comments
	org 0000H	
	LJMP main	
	org 001BH	
	CPL P1.5	Toggle the output pin
	CLR TR1	
	MOV TL1, R1	Swap the counts as calculated above
	MOV 00, R3	
	MOV R3, 01	
	MOV R1, 00	
	MOV TH1, R2	
	MOV 00, R4	-
-	MOV R4, 02	
	MOV R2, 00	
	SETB TR1	
•	CLR TF1	
	RETI	
	org 0100 H	
main :	SETB P1.5	
	MOV IE, #88H	
	MOV TMOD, #10H	· · · •
• .	MOV R1, #83H	
	MOV R2, #0,FFH	
	MOV R3, #89H	
	MOV R4, #0FEH	
	MOV TH1, R4	
	MOV TL1, R3	
. í	SETB TR1	•.
here :	SJMP here	
	eńd	

Program 1.20.15

If the crystal frequency of 8051 is 12 MHz, write its assembly language program to do the following : Generate a delay of 2 ms.

Soln.:

Generate a delay of 2ms.

Crystal frequency = 12 MHz

$$\therefore \quad T = \frac{12}{12 \times 10^6} = 1 \ \mu s$$

Let us determine the count to get a delay of 1 ms

 $\therefore \frac{1 \text{ ms}}{1 \text{ µs}} = 1000 \text{ clocks}$ \therefore Count = 65536 - 1000 = 64536 ...

Count = FC18 H

Introduction to Microcontroller Architecture
To get a delay of 2 msec we have to repeat the delay of timer 0, 2 times.

Program :

Label	Instruction	Comments
	MOV TMOD,#01H	Timer 1, mode 0
	MOV R0,#2	Count for running delay 2 times
BACK :	MOV TL0,18H	Load count in TL0
	MOV TH0,FCH	Load count in TH0
:	SETB TR0	Start Timer 0
AGAIN :	JNB TFO, AGAIN	Stay until timer rolls over
CLR TR0		Stop Timer 0
1997 - 19	CLR TF0	Clear Timer flag
DJNZ R0, BACK END		If R0 ≠ 0, reload timer

Program 1.20.16

Write a program to generate square wave with 50% duty cycle from P1.5 (use timer 0) (Total time period = $30.38 \ \mu s$) (clock frequency 11.0592 MHz)

Soln.:

The period of square wave is 30.38 µs. The duty cycle of the square wave is 50%. Hence, the square wave will be high for 15.19 μs. XTAL = 11.0592 MHz i.e. counter will count up every 1.085 µs.

 $\therefore \frac{15.19 \ \mu s}{1.085 \ \mu s} = 14, 1.085 \ \mu s \text{ will make a } 30.38 \ \mu s \text{ pulse.}$

The values that should be loaded into TH and TL registers are

 $65536 - 14 = (65522)_{10} = FFF2$ H.

TL = F2H and TH = FFH

Program:

Label	Instruction	Comments
	MOV TMOD,#01	Load TMOD register in timer 0, mode 1
L1:	MOV TL0,#1AH	Load TL0
	MOV TH0,#0FFH	Load TH0
1	SETB TRO	Start Timer 0
L2:	JNB TF0, L2	Remain until timer rolls over
	CLR TR0	Stop Timer 0
	CPL P1.5	
	CLR TF0	Clear timer 0 flag
	SJMP L1	Reload timer as mode 0 is not auto reload

Program 1.20.17

Write a following programs (Use 8051 µc)

- Create a square wave of 50% duty cycle on bit 0 of (i) port 1.
- Create a square wave of 66% duty cycle on bit 3 of (ii) port 1

Soln.:

1-45

(i) Create a square wave of 50% duty cycle on bit 0 of port 1.

50% duty cycle indicates that the on time and off time is same. Hence, we will toggle bit P1.0 with time delay in each state.

Program :

...

1. in

Label	Instruction	Comments
Ll:	SETB P1.0	Make P1.0 =1
-	ACALL DELAY	Wait for sometime
	CLR P1.0	Make $P1.0 = 0$
	ACALL DELAY	Wait for sometime
	SJMP L1	Keep doing it.

(ii) Create square wave of 66% duty cycle on bit 3 of Port 1.

Let crystal frequency = 12 MHz.

Time for 1 machine cycle = $\frac{12}{12 \text{ MHz}}$ = 1 µsec.

Let square wave period = 1 msec

Hence the delay required.

For "ON" period (i)

> 660 µsec 660 1 usec

 $count = 65536 - 660 = (64876)_{10}$...

$$\therefore$$
 count = FD6C H

For "OFF" period (ii) n'a

$$\frac{340 \,\mu \text{sec}}{1 \,\mu \text{sec}} = 340$$

$$count = 65536 - 340 = (65196)$$

count = FEAC H*.*•.

Program :

Label	Instruction	Comments
• .	ORG 0000H	
	LJMP main	
	ORG 001BH	
	CPL P1.3	Toggle output pin
	CLR TR1	
	MOV TL1, R1	Swap the contents as calculated above

mbly

Introduction to Microcontroller Architecture

Label	Instruction	Comments
	MOV 00,R3	
	MOV R3,01	
	MOV R1,00	
	MOV TH1,R2	•
	MOV 00,R4	
	MOV R2,00	
	SETB TR1	
	CLR TF1	
-	RETI	
main :	ORG 0100H	
	SETB P1.3	
	MOV IE,#88H	
	MOV TMOD,#10H	
	MOV R1,#ACH	
	MOV R2,#FEH	
	MOV R3,#6CH	
	MOV R4,#FDH	
	MOV TH1,R4	
	MOV TL1,R3	
	SETB TR1	
here:	SJMP here	
	END	

Program 1.20.18

Assume crystal frequency of 12 MHz to 8051 microcontroller, write assembly language program to generate square wave of 1 KHz on port bit P1.0 using timer 1 interrupt.

Soln.:

Frequency = 1 KHz \therefore 1 clock pulse = $\frac{1}{1 \text{ KHz}}$ = 1 msec

 \therefore 500 µsec is "ON time" and 500 µsec is the "off" time

Hence, a delay of 500 µsec is required.

$$count = \frac{500 \,\mu s}{1 \,\mu s}$$

$$(as crystal frequency = 12 MHz)$$

$$\therefore$$
 count = 500

$$count = 65536 - 50$$

$$= (65036)_{10} = FE0CH$$

$$\therefore$$
 TL1 = 0CH and TH1 = FEH

Program :

Label	Instruction	Comments
	ORG 0000H	
	LJMP main	By pass interrupt service routine
	ORG 000BH	
	CPL P1.0	Complement P1.0 bit
	RETI	Retum from ISR
	ORG 1000H	
main :	MOV TMOD,#20H	Initialize timer 1 as mode 2
	MOV TL1,#0CH	Load timer count
MOV TH1,#FEH		
	MOV IE,88H	Enable Timer 1 interrupt
	SETB TR1	Start Timer 1
here :	SJMP here	ан — А.

Program 1.20.19

Four outputs of a BCD switch are connected to pins of port P1 and corresponding seven segment code is to be displayed using port 2. Write assembly language program for 8051 to read switch (number) and display in seven segment format using look up table method. Assume look up table for code is located from address 4000H (ROM).

Soln. : Program :

Label	Instruction	Comments
	MOV DPTR, #4000H	initialize look up table pointer
L1:	MOV A, P1	read switch number in accumulator
	MOV DPL, A	A to point the seven segment code
	MOV A, @DPTR	get the code to be displayed
is h	MOV P2, A	display the code on port 2
	ACALL DELAY	call delay
	SJMP L1	· .
DELAY :	MOV R0, 0FFH	delay routine
12:	DJNZ R0, L2	continue till R0 = 00 H
	RET	

Program 1.20.20

Using Timer auto reload mode of 8051 generate a square wave of 2 KHz on port pin 1.0, using interrupt technique. Write an assembly language program for the same. Assume crystal frequency to be 11.0592 MHz.

Soln. : Let us assume that duty cycle of square wave is 50%. Hence the square wave will be high for $250 \ \mu s$ and low for $250 \ \mu s$.

XTAL = 11.0592 MHz. i.e. counter will count up every 1.085 μ s.

£

fe

Introduction to Microcontroller Architecture

Introduction to Microcontroller Architecture

 $\frac{250}{1.085} = 230$

1.085 intervals will make a $\frac{500 \ \mu s}{2 \ KHz}$ pulse

The values that should be loaded into TH and TL registers are

 $65536 - 230 = (65306)_{10} = FF1AH$

 \therefore TL = 1AH and TH = FFH

Program:

١t

re

e.

ne

ve

or

 \mathbf{nt}

Label	Instruction	Comments
	ORG 0000H	
	LJMP main	Bypass interrupt service routine
	ORG 000BH	
	CPL P1.0	Complement P1.0 bit
-	RETI	Return from ISR
	ORG 1000H	्युं के <u>स</u> व्याप्त के ल्या
main :	MOV TMOD, #20H	Initialize timer 1 in mode 2
	MOV TL1, #1AH	Load timer count LSB TL1 = 1AH
•	MOV TH1, #FFH	TH1 = FFH
	MOV IE, 88H	start timer 1
here :	SJMP here	

Syllabus Topic : Serial Communication and Modes

1.21 Serial Communication and Modes

- For communication between two computer systems we can send and receive the data bits serially.
- The microcontroller 8051 supports full duplex serial communication. A full duplex asynchronous serial interface can be implemented on using serial interface control circuitry.
- It has serial data communication circuit which uses a register in the SFR called SBUF to hold the data. The SFR register SCON controls the data communication, the SFR register PCON along with timer 1 controls the data rates.

1.21.1 SBUF Register

Size and use : The SBUF is an 8 bit register used for serial communication in 8051.

- The SBUF register comprises of two registers physically; one of them is write only and is used to hold the data that is to be transmitted out from the microcontroller via the TxD pin, while the other is read only and holds the data that is received from the external sources via the RxD pin.
- A double buffered receiver is used in the circuit so that the receiver can receive a second character when the first one is in an intermediate register. Double buffering reduces the chances of an overrun error and complexity. But if the previous byte is not read when and the next byte is completed its reception, the first byte received will be lost.

1.21.2 SCON Register SPPU - Dec. 13, Aug. 14

Q. Explain SCON register in details. (Dec. 2013, 8 Marks, Aug. 2014 (in Sem.), 3 Marks)	University Question		
(Dec. 2013, 8 Marks, Aug. 2014 (In Sem.), 3 Marks)	Q. Explain SCON	register in detai	lls,
	(Dec. 2013, 8 M	arks, Aug. 2014	(In Sem.), 3 Marks)

Size: It is an 8 bit register.

Serial data communication is a relatively slow process. In order not to tie up with valuable processor time, serial data flags are included in SCON to aid in efficient data transmission and reception. The serial data flags in SCON, TI and RI, are set whenever a data byte is received (RI) or transmitted (TI). These flags are ORed together to produce an interrupt to the : . L. program, indicating that the byte is received / transmitted and hence to get ready for next byte (i.e. read the byte from SBUF in case of reception or write the next byte into the SBUF for serial transmission). The program must read these flags to find out which bit has created the interrupt and clear the bit.

- Transmission of serial data bits begins anytime data is written in to SBUF. TI is set to a 1 when the data has been transmitted and signifies that the SBUF is empty and another byte can be sent.

Reception of serial data will begin if they receive enable bit (REN) in SCON is set to 1 for all modes. In addition, for Mode 0 only, RI must be cleared to 0. RI is set to 1 when a byte is received in all modes. REN is the only program control to prevent or to receive the serial data. (Fig. 1.21.1 shows the SCON register)

		· .		******			
	· · · · ·	. ((MSB)			(LSB)	
			SM0	SM1	SM2 REN	TB8 RB8 TI RI	· · ·
	Where SM0, SM1 sp	ecify the	e serial	port mod	le, as follows :		
		SMO	SM1	Mode	Description	Baud Rate	
		0	0	0	Shift register	f _{osc} / 12	-
		0	1.	1.	8-bit UART	variable	
		1	0	2.	9-bit UART	f _{osc} / 64 or f _{osc} / 32	-
		1	1	. 3	9-bit UART	variable	
	 SM2 enables the mult 	process	or com	municati	on feature in M	odes 2 and 3. In Mode 2 or 3	B, if SM2 is set to 1 then RI
	will not be activa valid stop bit was	ted if the not rec	e receiv eived. Ir	ed 9th da n mode (ata bit (RB8) is), SM2 should b	0. In Mode 1, if SM2 = 1 then e 0.	RI will not be activated if a
	- REN enables serial rec	ception.	Set by a	software	to enable recep	otion. Clear by software to disa	able reception.
·	- TB8 is the 9th data bit	that wil	l be trar	smitted	in modes 2 and	3. Set or clear by software as	s desired.
	 – RB8 in modes 2 and received. In mode 	3, is the e 0, RB8	e 9th da 3 is not i	ata bit th used. (co	at was receive	d. In Mode 1, if SM2 = 0, R it will be dealt with later in this	B8 is the stop bit that was section).
	- TI is transmit interru bit in the other mo	pt flag. odes, in	Set by I any ser	hardware ial transi	e at the end of t mission. Must b	he 8th bit time in Mode 0, or a e cleared by software.	at the beginning of the stop
	- RI is receive interru	ot flag. S	Set by h	ardware	at the end of th	ne 8th bit time in Mode 0, or h	alfway through the stop bit

1-48

time in the other modes, in any serial reception (except see SM2). Must be cleared by software.

Fig. 1.21.1 : SCON - serial port control / status register

1.21.3 **PCON Register**

The PCON register is not bit addressable, It is used for controlling the data rate. The baud rate can be doubled if the SMOD bit is changed from 0 to 1.

PCON register

(MSB)

_

(LSB) SMOD GF1 GF6 PD IDL

Ľ	able	1.21.1	:	PCON	register

Symbol	Position	Name and Function
SMOD	PCON.7	Double Baud rate bit. When set to a 1 and Timer 1 is used to generate baud rate, and the Serial Port is used in modes 1,2 or 3.
<u> </u>	PCON.6	(Reserved)
	PCON.5	(Reserved)
·	PCON.4	(Reserved)
GF1	PCON.3	General-purpose flag bit.

Symbol	Position	Name and Function
GF0	PCON.2	General-purpose flag bit.
PD	PCON.1	Power Down bit. Setting this bit activates power
with !	-	down operation.
IDL	PCON.0	Idle mode bit. Setting this bit activates idle mode operation.

1.21.4 Modes of Serial Communication

The serial interface can be operated in four different modes that can be configured using SCON (Serial port control status) register.

The 4 modes behave as

- (i) Mode 0 : Shift Register with fixed baud rate
- (ii) Mode 1:8 bit UART with variable baud rate
- (iii) Mode 2:9 bit UART with fixed baud rate.
- (iv) Mode 3 : 9 bit UART with variable baud rate.

- The modes 2 and 3 have special provision for multiprocessor communication i.e. we can have master / slave configuration.
- Baud rate for serial mode can be adjusted and the clock source required for setting baud rate is provided on chip. The Baud rate is fixed for mode 0, while it is variable for modes 1, 2 and 3. Variable baud rates are determined by the Timer 1 overflow rate.

1.21.4.1 Mode 0

ır

ıg

- This mode is a half duplex **synchronous** mode. It is referred as the shift register. The shift register has shift left, shift right operation. The shifting operation of data bits is sequentially done.



- Introduction to Microcontroller Architecture The input to the shift register is data and clock. The serial data is transmitted and received
- through the RxD line. The clock is generated by the TxD line. The TxD shift clock is a square wave, low for states S3, S4 and S5 of the machine cycle, while high for S6, S1 and S2 as shown in Fig. 1.21.2.
- As eight bits are transmitted at a time, the start and stop bits are not required. The LSB of data is transmitted and received first.
- The Baud rate for mode C is fixed. baud rate = $\frac{\text{Oscillator frequency}}{12}$
- The microcontroller chip has limited number of I/O lines available. In order to increase the I/O lines we can provide external I/O chips like shift register.

1.21.4.2 Mode 1

1 - 49

- It is a full duplex mode. It supports 8 bit asynchronous communication. Whenever there is a change in data 1 is transmitted, otherwise 0 is transmitted.
- Although the data bits are 8 bit, the number of transmitted bits are 10 i.e. 1 start bit, 1 stop bit and 8 data bits.
- Whenever a character is serially transmitted the transmitting and receiving device should satisfy this communication protocol.

Fig. 1.21.3 shows the UART data word.



Fig. 1.21.3 : Transmission of 1 byte, formed by 1 start and 1 stop bit

The baud rate for mode 1 is variable.

1.21.4.3 Mode 2

Fig. 1.21.2 : Shift register mode 0 timing

in the

- It supports full duplex transmission with supports 11 bit asynchronous communication. Whenever there is change in data '1' is transmitted, otherwise zero is transmitted. Such an operation is called nonreturn to zero (NRZ) operation.

- In	this mode the number of	f transmitted hits are	1.21.4.6 Baud Rate
11 bit. sto is s rec - Th exp	i.e. one start bit, nine of The 9 th data bit to be red in the TB8 bit in th stored in the RB8 bit of eived. The start and sto e baud rate for mode pressed as,	lata bits and one stop transmitted is to be a SCON register and f SCON when data is p bits are discarded. 2 is fixed and can	 In serial communication the rate at which t data bits are transmitted is called as bar rate. The baud rate is defined as bits/second or t changes in voltage levels/second. The typical baud rates are 110, 300, 600, 120 2400, 4800 and 9600.
baud r	ate = $\frac{2}{64}$ × Oscillat	or frequency	1.21.5 Generating Baud Rates for Serial Port Operating Modes
If SMO.	U = 0,		
baud ra	te = $\frac{1}{64}$ × Oscillator fr	equency and	SPPO-Aug.
IfSMO	04 D - 1		University Question
II DIVIC	1		Q. In serial communication, how baud rate is set?
baud ra	te = $\frac{1}{32}$ × Oscillator fr	equency	(Aug. 2015 (in Sem.), 4 Marks
In c 2 is Thi den - Mo	omparison to mode 0, t higher than standard s is done because mu hand high data rates. de 2 is mainly used for t	he baud rate in mode communication rates. Iltiprocessor systems nultiprocessor	 Baud rate for serial modes can be adjusted. The clock source required for setting the baud rate provided on the chip. The baud rate is fixed f mode 0 and 2 and it is variable for modes 1 an 3. The variable baud rates are determined 1 Timer 1 overflow rate.
communication. Multiprocessor			1.21.5.1 Mode 0
communication means that N number of microcontroller based systems are interfaced to			– Mode 0 has a fixed baud rate.
each other through the serial communication			- It is expressed as
cha	nnel. This helps to tran	sfer the data from	1
one	system to another, like	a LAN network.	baud rate = 12^{\times} oscillator frequency
1.21.4	.4 Mode 3		1.21.5.2 Mode 1 SPPU - Aug. 14. Aug. 1
M	ode 3 is similar to mo	ode 2 except that in	University Questions
mode 3	the baug rate is deter	mined as in mode 1	Q. Calculate the hexadecimal count in TH1 when th
1 71 A	5 Summary of Ser	ial Port	baud rate of controller is 1200.
1.21.7	Operating Mode	S	(Aug. 2014 (In Sem.), 3 Marks
Mode	Transmission format	Baud rate	Q. Show calculation for 2400 baud rate.
Mode 0	8 data bits	$\frac{1}{2}$ x oscillators frequency	(Aug. 15 (In Sem.), 2 Marks
Mada 1	10 data bitá		- The baud rate for Mode 1 is determined k
Model	(1 start bit. 8 data bits. 1 stop	vanable	in mode 2 as an auto reload 8 bit timer
	bit)		2 ^{SMOD} Oscillator frequency
Mode 2	11 data bits	$\frac{1}{20}$ × oscillator frequency	baud rate = $\frac{2}{32} \times 0.00000000000000000000000000000000000$
	bit)	Or	SMOD is a control bit in the PCON register.
		$\frac{1}{2}$ × occillator froquency	can be '0 ' or '1'.
		64 × Oscillator frequency	- If the timer 1 is not in mode 2 then the bau
Mode 3	1 data dits (1 start bit. 8 data bits	Variable	rate is
,	programmable 9th data bit, 1	,	band rate $-\frac{2^{\text{SMOD}}}{2^{\text{SMOD}}} \times (\text{Timor 1 superflow rate})$
		1 1	1 Datio rate = 22 X Littmer Loverbow rate:

E State

Mic	crocontroller	s (SPPÜ-E&TC)	an narr e san ge Malde generation Mal e Male San generation (1999)	1-51		
A	ssume the	at XTAL = 11.05	592 MHz. No	w we		
have to (a) 960	set the ba	ud rate to : 800 (c) 240	00 (d) 1200			
F	or setting	the baud rate v	ve need to ge	t the		
value tl	value that is to be loaded into the TH1.					
Machin	e cycle fre	quency of 8051 =	11.0592 MHz 12	5		
	= 921	.6 KHz				
Freque	ncy provid	ed by UART = $\frac{92}{3}$	21.6 KHz 32			
•	= 28,8	800 Hz				
(•	\cdot The UA	ART circuitry div	vides the ma	chine		
cycle fr	equency of	(8051 by 32)				
(a) To	get baud r	ate of 9600				
As $\frac{288}{3}$	<u>00</u> = 9600	0 .: TH1 =	: FFH – 3 = F	'DH		
(b) To	get baud r	ate of 4800				
As $\frac{288}{6}$	<u>00</u> = 4800	0 ∴ TH1 =	: FFH - 6 = F	AH		
(c) To	get baud r	ate of 2400				
As $\frac{288}{12}$	$\frac{00}{2} = 2400$	$0 \therefore \mathbf{TH1} = \mathbf{F}$	$FH - (12)_{10} =$	F4H		
(d) To	get baud r	ate of 1200				
As $\frac{288}{24}$	$\frac{00}{1} = 1200$	$\therefore \mathbf{TH1} = \mathbf{FF}$	$^{\circ}H - (24)_{10} = 1$	E8H		
*	Baud rate	TH1 (Decimal value)	TH1 (Hex)			
-	9600	-3	FDH			
	4800	6	FAH			
	2400	- 12	F4H	1		
	1200	- 24	E8H			
– The	• Table 1	.21.2 shows the	e commonly	used		
obt	ained from	Timer 1 The o	scillator frequ	iencv		
is s	pecified.		r r			
		Table 1 21 2	•	•		

ure

.ud

the

00,

15

he is is

in**d** by

he

(S)

(8)

by

sed

·. It

iud

Fable 1.21.2

Baud Rate	fosc	SMOD		Time	r
			сл	Mode	Reload value
Mode 0 maximum = 1 Mbps	12 MHz	×	×	× •	×
Mode 1,3 maximum = 62.5 kbps	12 MHz	1	0	2	FFH

Baud Rate fosc		SMOD	Timer		
•			сл	Mode	Reload value
Mode 2 maximum = 375 kbps	12 MHz	1	×	×	×
19.2 kbps	11.059 MHz	1	0	2	FEH
9.6 kbps	11.059 MHz	0	0 -	2	FDH
4.8 kbps	11.059 MHz	0	: 0	2	FAH
2.4 kbps	11.059 MHz	0	: 0	2	F4H
1.2 kbps	11.059 MHz	0	0	2	E8H
137.5 bps	11.986 MHz	0	0	2	1DH
110 bps	6 MHz	0	0	2	72H
110 bps	12 MHz	0	0	1	FEEBH

Introduction to Microcontroller Architecture

1.21.5.3 Mode 2

C. Harris Carlo Thill I want

 The baud rate for mode 2 is fixed. It is expressed as

baud rate = $\frac{2^{\text{SMOD}}}{64}$ × oscillator frequency

If SMOD = 0

baud rate = $\frac{1}{64}$ × oscillator frequency

If SMOD = 1

baud rate = $\frac{1}{32}$ × oscillator frequency

Timer 1 is used in mode 2 to carry out serial communication.

SMOD is a control bit in the PCON register. The PCON register is not bit addressable. Its address is 87H. To set the SMOD bit one way is logical ORing the PCON register i.e. ORL PCON, # 80H.

1.21.5.4 Mode 3

The baud rate in mode 3 is variable and sets up exactly similar to that in mode 1.

1.21.5.5 Multiprocessor Communication in 8051

- In 8051 serial modes 2 and 3 have a special provision for multiprocessor communications.

VE / Management of David Co	
	· 1 11 27 1 X U 1 / · 1
ICF I WICFOCONTROLLERS 1-	FFU-EAIU

- In these modes, 9 bits of data are received. The 9th bit goes into RB8. Then there is a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt is activated if RB8 is set i.e. RB8 = 1. This feature can be enabled by setting the SM2 bit in SCON register.
- A method to use the above feature in multiprocessor systems is given below.
- When the master processor wants to transmit a block of data to one of the may slaves, it sends an address that identifies the target slave.
- An address byte is different than the data byte
 i.e. the 9th bit in an address byte is 1 whereas
 the 9th bit in a data byte is '0'.
- If SM2 = 1 then no slave will be interrupted by a data byte.
- However, an address byte can interrupt all slaves, so that each slave can examine the received byte, to check whether it is being addressed.
- The addressed slave will clear the SM2 bit and prepare to receive the data bytes that are coming. The slaves that were not being addressed have SM2 = 1.

Syllabus Topic : Data Transmission using Serial Port

1.22 Data Transmission using Serial Port

Inorder to transfer data bytes serially, the following steps must be considered.

Step I: The TMOD register is loaded with the value 20 H. This will indicate the use of timer 1 in mode 2 to set the baud rate. Assume that XTAL = 11.0592 MHz. Now we have to set the baud rate to (a) 9600 (b) 4800 (c) 2400 (d) 1200. For setting the baud rate we need to get the value that is to be loaded into the TH1. The machine cycle frequency of $8051 = \frac{11.0592}{12}$ MHz = 921.6 KHz The frequency provided by UART = $\frac{921.6}{32}$ KHz = 28.800 Hz.

Introduction to Microcontroller Architecture (a) To get baud rate 9600, = 9600where TH1 = FFH - 3 = FD H. $\frac{28,800}{6} = 4800$ (b) To get baud rate 4800, where TH1 = FFH - 6 (decimal) = FA H. $\frac{28,800}{12} = 2400$ (c) To get baud rate 2400, where TH1 = FFH - 12 (decimal) = F4 H $\frac{28800}{24}$ (d) To get baud rate 1200, = 1200 where TH1 = FFH - 24 (decimal) = E8 H Summarizing **Baud Rate** TH 1 (Decimal) TH 1 (Hex.) 9600 -3 FD 4800 -6 FA 2400 - 12 F4 1200 - 24 **E**8 Load TH1 with one of the values Step II : given is above table to set the baud rate for serial data transfer. (These values of baud rates are assuming XTAL = 11.0592 MHz.Step III Load the SCON register with 50 H. This indicates serial mode 1. Step IV TR1 is set to 1 to start timer 1. Step V Clear TI bit. Step VI The character byte that is to be • serially transmitted is written into the SBUF register. To check whether the character Step VII : bvte has been completely transmitted observe the TI bit. **Step VIII :** To transfer next character byte, go

Program 1.22.1

Write the assembly language program for 8051, to send one byte of data serially with baud rate of 1200. The oscillator frequency is 12 MHz. Assume suitable mode for serial port.

to step V.

Soln.: When 12 MHz crystal is used and a standard baud rate of 1200 Hz is required then, TH1 value will be

 $TH1 = 256 - \frac{k \times Oscillator frequency}{384 \times Baud rate}$

Nicrocontrollers (SPPUIEA U)
TH1 = 256 -	$\frac{1\times12\times10^6}{384\times1200}$
TH1 = 229.93	5

TH1 - E6H

ure

)0

00

00

)0

165

ud

25**e**

ing

H.

be

nto

ter

tely

go

1HI = TOH				
Label	Instruction	Comment		
	MOV TMOD, #20H	Timer 1, mode 2		
	MOV TH1, #E6H	Baud rate 1200		
	MOV SCON, #50H			
	SETB TR1	start timer 1		
12:	MOV SBUF, #"A"	transfer letter A serially		
L1:	JNB TI, L1			
	CLR TI	clear TI for next character		
	SIMP 12	keep sending character		

1.22.1 Importance of the TI Flag Bit

In order to understand the importance of TI flag consider that a data byte is to be transmitted through the TxD pin in the following sequence :

- (i) Initially the data byte that is to be transmitted is loaded into the SBUF register.
- (ii) Then the start bit is transferred.
- (iii) The start bit is followed by data byte. The data
- is transferred bit by bit.
- (iv) Then the stop bit is transferred. When the stop bit is transferred the 8051 raises the TI flag bit, indicating that the last character was transmitted and it is now ready to transmit next character.
- (v) By monitoring the TI flag, we make sure that we are not overloading the SBUF register. If before raising the TI flag we write another byte into the SBUF register then the untransmitted part of the earlier data byte transmitted is lost.
- (vi) After the SBUF is loaded with new byte, the TI flag must be forced to 0 by CLR TI instruction so that new data byte can be transmitted. The programmer can check the TI flag bit by "JNB TI, xx" instruction or by using an interrupt.

Program 1.22.2

Write an assembly language program to send message 'WELCOME' to COM port of PC at 4800 baud rate. Assume XTAL frequency = 11.0592 MHz.

Soln.:				
Label	Instruction	Comment		
	MOV TMOD, #20H	timer 1, mode 2		
	MOV TH1, #FAH	4800 baud rate		
	MOV SCON, #50H	8 bit, 1 stop, REN enabled.		
	SETB TR1	start timer 1		
L1 :	MOV A, #"W"	transfer "W"		
	ACALL TRANS			
	MOV A, #"E"	transfer "E"		
	ACALL TRANS			
	MOV A, #"L"	transfer "L"		
	ACALL TRANS			
	MOV A, #"C"	transfer "C"		
	ACALL TRANS			
	MOV A, #"O"	transfer "O"		
	ACALL TRANS			
	MOV A, #"M"	transfer "M"		
	ACALL TRANS			
	MOV A, #"E"	transfer "E"		
	ACALL TRANS			
	SJMP L1	load SBUF		
TRANS :	MOV SBUF, A	Put the data to be transmitted in SBUF		
L2:	JNB TI, L2	wait for last bit to transfer		
	CLR TI	get ready for next character byte		
-	RET			

1-53 Introduction to Microcontroller Architecture

Program 1.22.3

Write a program to transmit letter 'A' to serial COM port using 8051 at 9600 baud rate. Assume XTAL = 11.0592 MHz.

Soln. :

Label	Instruction	Comments
-	MOV TMOD, #20H	Timer 1, mode 2
	MOV TH1, #FDH	9600 baud rate
	MOV SCON, #50H	8 bit, 1 stop-bit, REN enabled
	SETB TR1	Start Timer 1
L2:	MOV SBUF, # "A"	Letter A to be transmitted
L1 :	JNB TI, L1	Wait for last bit
	CLR TI	Clear TI for next character
	SJMP L2	Keep sending A

d one illator oort. idard value

Syllabus Topic : Data Reception using Serial Port

1.23 Data Reception using Serial Port

Inorder to receive the data bytes serially, the following steps must be considered

Step I :	The TMOD register is loaded with the value 20 H. This indicates the use of timer 1 in mode 2 to set the baud rate.
Step II :	Load TH1 with value to set the baud rate for serial data transfer.
Step III :	Load the SCON register with 50 H. This indicates serial mode 1.
Step IV :	TR1 is set to 1 to start timer 1.
Step V :	Ciear RI bit.
Step VI :	To check whether the entire character has been received, the RI bit is observed.
Step VII :	If RI is set, then the byte is received in SBUF register. Save this character byte.
Step VIII :	To receive next character, go to step V.

Program 1.23.1

Write an 8051 assembly language program to receive bytes serially with baud rate of 2400, 8 bit data and 1 stop bit. Simultaneously send the received character bytes to port 2.

Soln.:

Label	Instruction	Comment
	MOV TMOD, #20H	timer 1 mode 2.
	MOV TH1, #F4H	2400 baud rate
	MOV SCON, #50H	8 bit, 1 stop bit, REN enabled.
	SETB TR1	start timer 1
L1:	JNB RI, L1	wait for character to be received completely
-	MOV A, SBUF	save the received character
	MOV P2, A	send character to port 2
	CLR RI	Get ready to receive next character
	SJMP L1	Goto receive next character.

Introduction to Microcontroller Architecture

1.23.1 Importance of RI Flag

1-54

While receiving a data byte the microcontroller 8051 follows these steps :

- (i) It receives the start bit indicating that the next bit is the first bit of the character byte it is about to receive.
- (ii) Then the 8 bit data is received one character at a time. When the last bit is received, a byte is formed and placed in the SBUF register.
- (iii) Then a stop bit is received. On reception of the stop bit, the 8051 raises the RI flag indicating that a data byte is received. It must be picked up before any other character is received.
- (iv)Once the RI flag is raised we know that the character byte is received and it is present in the SBUF register. The SBUF contents must be loaded to some register or memory location before they are lost.
- (v) After copying the SBUF contents, the RI flag bit must be forced to 0 by "CLR RI" instruction so that microcontroller can receive next byte of data. The programmer can check the RI flag bit by the instruction "JNB RI, xx" or by using interrupt.

1.23.2 Doubling the Baud Rate

There are two methods to increase the baud rate of data transfer in 8051. They are:

- (i) Use a crystal of high frequency
- (ii) Change a SMOD bit in the PCON register.

Program 1.23.2

ιú.

Write an assembly program to take data from ports 0 and 1, one after the other and transfer data serially continuously. **Soln.:**

Label	Instruction	Comment
	org 0000H	
	LJMP main	
	org 1000H	
main :		
	MOV TMOD, #20H	Timer 1 in Mode 2 for Baud rate
-	MOV TH1, #0FDH	Timer 1 count for 9600 baud/sec
	MOV SCON, #50H	Mode 1 for serial communication
	MOV P0, #0FFH	P0 as input port

Label	Instruction	Comment
	MOV P1, #0FFH	P1 as input port
	SETB TR1	Run timer 1
here :	MOV SBUF, PO	Send data from P0 to serial port
WAIT :	JNB TI, WAIT	Wait for transmission to complete
· · ·	CLR TI	
	MOV SBUF, P1	Send data from P1 to serial port
WAIT1:	JNB TI, WAIT1	
	CLR TI	
	SJMP here	

Program 1.23.3

Write an assembly program to receive the data which has been sent in serial form and send it out to port 2 in parallel form continuously.

Soln.:

Label	Instruction	Comment
· ·	org 0000H	
	LJMP main	
	org 1000H	
main :	MOV TMOD, #20H	Timer 1 in Mode 2 for Baud rate
	MOV TH1, #0FDH	Timer 1 count for 9600 baud/sec
	MOV SCON, #50H	Mode 1 for serial communication
	SETB TR1	Run timer 1
here :	JNB RI, here	
2.1	MOV P2, SBUF	
	CLR RI	
	SJMP here	

Program 1.23.4

Write an 8051 program to transfer WELCOME serially at 9600 baud rate (8-data bits and 1 stop bit) Do this continuously.

Soln. :

Label	Instruction	Comment
	MOV TMOD, #20H	timer 1, mode 2
	MOV TH1, #FDH	9600 baud rate
	MOV SCON, #50H	8 bit, 1 stop, REN enabled.
	SETB TR1	start timer 1
L1:	MOV A, #"W"	transfer "W"
	ACALL TRANS	
	MOV A, #"E"	transfer "E"

Label	Instruction	Comment
	ACALL TRANS	
	MOV A, #"L"	transfer "L"
	ACALL TRANS	
	MOV A, #"C"	transfer "C"
	ACALL TRANS	
	MOV A, #"O"	transfer "O"
	ACALL TRANS	-
	MOV A, #"M"	transfer "M"
-	ACALL TRANS	
	MOV A, #"E"	transfer "E"
	ACALL TRANS	
	SJMP L1	load SBUF
12:	JNB TI, L2	wait for last bit to transfer
	CLR TI	get ready for next character byte
	RET	

Program 1.23.5

Write instructions to initialize serial port in mode 1 with baud rate of 4800 and crystal frequency of 11.059 MHz.

Soln. :

Machine cycle frequency of $8051 = \frac{11.059 \text{ MHz}}{12}$

= 921.6 KHz.

The frequency provided by UART = $\frac{921.6 \text{ KHz}}{32}$

To get baud rate 4800, $\frac{28,800}{6} = 4800$

$$TH1 = FFH - 6$$
 (decimal) = FA H

Initialization :

	Instruction	Comment
	MOV TMOD,#20H	Timer 1, Mode 2
	MOV SCON, #4CH	Initialize serial mode 1
.[MOV TH1, FAH	4800 baud rate

Program 1.23.6

Explain mode 1 and mode 2 of serial port in 8051. Write instructions to initialize serial port in mode 2 with baud rate of 9600.

ıe 1g ed be în

ıst

on

ag oñ of

bit

ng

aud

ıd 1

) C n

Ire

he

st is

at îs

Soln. :

The machine cycle frequency of $8051 = \frac{11.059 \text{ MHz}}{12}$

= 921.6 KHz

The frequency provided by UART = $\frac{921.6 \text{ KHz}}{32}$

= 28800 Hz.

To get baud rate 9600, $\frac{28,800}{3} = 9600$

where, TH1 = FFH - 3 = FDH

Program :

Instruction	Comment
MOV TMOD, #20H	Timer 1, Mode 2
MOV TH1 #0FDH	9600 baud rate
MOV SCON, #50H	8 bit, 1 stop, REN enabled

Program 1.23.7

Write an assembly language program to transmit "MMA" serially at baud rate 9600 continuously.

Soln. :

Label	Instruction	Comment
	MOV TMOD, #20H	Timer 1 mode 2
	MOV TH1, #FDH	9600 baud
	MOV SCON, #50H	8 bit, 1 stop, REN enabled.
	SETB TR1	Start Timer 1
L1:	MOV A, #"M."	Transmit M
	ACALL TRANS	
	MOV A, #"M"	Transmit M
5 	ACALL TRANS	
	MOV A, #"A"	Transmit A
	ACALL TRANS	
	SJMP L1	
TRANS :	MOV SBUF A	Load SBUF
L2:	JNB T1, L2	Wait for last bit to transfer
	CLR T1	
	RET	

Program 1.23.8

Write an assembly language program to transfer the message "HELLO" serially at 9600 baud rate, 9 bit data and 1 stop bit for 8051.

30			
	Label	Instruction	Comment
		MOV TMOD, #20H	
		MOV TH1, #FDH	9600 baud rate
		MOV SCON, #50H	
		SETB TR1	Start timer 1
		MOV A, #"H"	transfer "H"
		ACALL TRANSMIT	
		MOV A, #"E"	transfer "E"
		ACALL TRANSMIT	
		MOV A, #"L"	transfer "L"
		ACALL TRANSMIT	
		MOV Á,#"L"	transfer "L"
		ACALL TRANSMIT	
85		MOV A,#"O"	transfer "O"
		ACALL TRASMIT	
٠.	TRANSMIT :	MOV SBUF, A	Load SBUF
	HERE :	JNB TI, HERE	Wait for last bit to transfer
		CLR TI	Clear TI for next character
		RET	

Program 1.23.9

Write a program to receive message from PC to 8051. Message string is "Hello". After this microcontroller sends message to PC "Fine".

Soln.: Fig. P. 1.23.9 shows the connections between ~8051 and PC.



Fig. P. 1.23.9 : Connections between 8051 and PC

Label	Instruction	Comment
	MOV TMOD, #20H	Initialize Timer 1 in mode 2
	MOV TH1, #0FDH	9600 baud
	MOV SCON, #50H	8 bit, 1 stop, REN enabled
	SETB TR1	
	MOV DPTR,#1000H	Initialize memory pointer to save received data
	MOV R0,#05H	Counter to read 5 characters

A Micro	ocontrollers (SPPU-E	&TC) 1
Label	Instruction	Comment
REC :	JNB RI,REC	Wait for character
	MOV A,SUB	Read the character
	MOVX @DPTR,A	Save it in memory
	INC DPTR	
	CLR RI	get ready for next character
	DJNZ R0, REC	If not last character, repeat
	MOV DPTR, #My data	Initialize pointer for message
	CLR A	
	MOV R0, #4H	Initialize counter to send 4 characters
	MOVC A, @A+DPTR	Get character
	MOV SBUF,A	Load the data
L1:	JNB TI,L1	Wait for complete byte transfer
	CLR TI	Get ready for next character
My data :	DB "Fine",0	· · ·
	END	

1.24 Reset

1-18

Q. Write note on 8051 Reset.

- The Reset pin for microcontroller is active HIGH. Whenever power is switched ON, positive going pulse should be present for two machine cycles (The smallest time interval of time that is required to execute an instruction is called as a machine cycle) on this pin.

- The Reset pin can also be considered as an interrupt because the program cannot block the signal on reset pin.

- Fig. 1.24.1 shows power on reset circuit for microcontroller.



m(19.29)Fig. 1.24.1

Introduction to Microcontroller Architecture

- At time t_0 , the power supply is switched ON. The supply voltage V_{CC} appears across the RC network. The entire voltage appears across the resistor R, so V_R is approximately equal to V_{CC} . This resets the 8051.
- Once the capacitor charges, then V_R starts reducing and reaches approximately 0V. This removes reset signal. The oscillator $t_1 - t_0$ is reset time.
- The reset will force all the SFRs to 00 H, port latches are initialised to FF H, SP to 07 H and SBUF is undetermined. The internal RAM is not affected by reset. The internal RAM content is indeterminate.

Table 1.24.1 lists the values of Registers on Reset.

Table 1.24.1

Registers	Reset Value
PC	0000 H
ACC	00 H
В	00 H
PSW	00 H
SP	07 H
DPTR	0000 H
P0 – P3	FF H
IP	xxx00000B
IE	0xx00000B
TMOD	00 H
TCON	00 H
TH0	00 H
TL0	00 H
TH1	00 H
TL1	00 H
SCON	00 H
SBUF	Indeterminate
PCON	0xxxxx00 B

à.

1.25 Power Saving Modes of Operation

SPPU - Dec. 12

University Question		
Q. Explain the	need of power say	/ina mode in
Microcontrolle	er. (Dec.	2012. 4 Marks)

051. ends

een

ave

÷.,

- Power saving feature is available in CHMOS version of the microcontroller. The question now arises that in microcontroller how can one reduce power consumption. The power consumption reduces if some part of the IC is kept in working condition and some part of IC retains previous status and indefinitely stops.
- For applications where power consumption is critical the CHMOS version provides power reduced modes of operation as a standard feature.
- The advantages of reduced **power** consumption are :
 - (i) It allows the microcontroller to put more functionality into smaller space.
 - (ii) It allows the use of smaller and lighter power supplies. As less heat is generated, the packaging can be made dense. Also, the use of expensive fans and blowers for cooling is avoided.
 - (iii) The cooler running chip is more reliable, as most of the random and wear out failures of the microcontroller are related to temperature.



m(19.30)Fig. 1.25.1 : Hardware to implement idle and power down modes

- The microcontroller has two power saving features. They are idle and power down modes of operation. Fig. 1.25.1 shows the on chip hardware that implements the reduced power modes.
- The typical values of supply currents for 89C51 in these modes are given in Table 1.25.1.

1-58 Introduction to Microcontroller Architecture

Fahla	1	25	1
Laviç		40.	

	Idle mode	Power down mode			
89C51	(0.3 \times frequency in MHz + 2) mA at 12 MHz I_{CC} = 5.6 mA	3 µА			
89C51RD	(0.37 \times frequency in MHz + 1) mA at 12 MHz $_{\rm lcc}$ = 5 mA	20 µA			

1.25.1 Idle Mode SPPU - Dec. 12, May 14

University•Question*

Q. Explain idle mode in detail.

(Dec. 2012, May 2014, 4 Marks)

As shown in Fig. 1.25.1, the IDL is connected to the input of AND gate. The second input to the AND gate is from the clock generator. The output of the AND gate is given to the CPU.

If IDL = 1, then the output of clock generator is

given to CPU. But if $\overline{IDL} = 0$, then output of clock generator will not be passed to the CPU, as output of the AND gate will be zero. So, in the idle mode pulse are not given to the CPU and hence the CPU is at standstill.

1

N

(1

(2)

- The on chip peripherals i.e. timers, serial port, interrupts, RAM etc. continue to function as normal in the Idle mode.
- The stack pointer, program counter, program status word, accumulator, B register and all other registers maintain their data during idle state.
- The ALE and PSEN signals are at logic level high when the microcontroller operates in the Idle mode. Due to this external EPROM can be deselected, if its output is disabled.
- The Idle mode is invoked by setting IDL = 0.
- IDL is idle mode bit. It resides in the PCON register.
- The PCON register is not bit addressable, so

the IDL bit has to be set with a byte operation like. ORL PCON, #01H.

The PCC inte	general)N regis rrupt,	purpose flags GF0 and GF1 in the ster, give an indication about the whether the interrupt occurred	Note : The termination from Idle Mode writes 1s to all the ports, initializes all SFRs to their reset values and it restarts program execution from location 0000H.
duri An i caus	ing norm instructi ses eithe	nal operation or idle mode operation. on that invokes idle mode operation r of the flags bits GF0 or GF1 to be .	1.25.3 Power Down Mode SPPU - Dec. 12, May 14
set. CON re	egister		University Question Q. Explain power down in detail. (Dec. 2012, May 2014, 4 Marks)
(MSB) SMOD	•	(LSB)	 To enter the power down mode, we have to set bit 1 (PCON.1) in the PCON register. This will cause the oscillator operation to stop. If the
Symbol SMOD —	Position PCON.7 PCON.6 PCON.5	Name and Function Double Baud rate bit. When set to a 1 and Timer 1 is used to generate baud rate, and the Serial Port is used in modes 1,2 or 3. (Reserved) (Reserved)	microcontroller was running from an external oscillator, it gates off the path to internal phase generators and no internal clock is generated even if the external oscillator is running. i.e. with the clock frozen / stopped all the functions are stopped.
GF1 GF0	PCON.4 PCON.3 PCON.2	General-purpose flag bit. General-purpose flag bit.	- However as long as the supply voltage V _{CC} is maintained, the contents of internal RAM and SERs are held
PD	PCON.1	Power Down bit. Setting this bit activates power down operation.	- In power down mode the ALE and PSEN
IDL 25.2	PCON.0	Idle mode bit. Setting this bit activates idle mode operation.	 Signals are at logic level low. The port pins output the values that are held by their respective SFRs.
Th lode.) The caus clear mode	ere are activati e the P red by t e. After	two ways to terminate the Idle on of any enabled interrupt will CON.0 (i.e. 0 th bit of PCON) to be he hardware, terminating the idle clearing the bit the CPU will be	 In power down mode each and every activity is stopped / frozen. So, an instruction that sets PCON.1 causes that to be the last instruction to be executed before going into the power down mode. Table 1.25.3 summarizes the status of pins in Idle and power down modes

program

the next

routine to be executed. After the execution of

interrupt service routine, the

instruction that invoked the idle mode.

(2) The other way of termination from the Idle Mode is to Reset the system. As the clock oscillator is running, the hardware reset needs

to be held active for two machine cycles (i.e. 24

oscillator periods) to complete the reset. The signal at RST pin of microcontroller clears the

execution from where it was left off i.e. at the

instruction that follows the instruction that

bit. Finally, CPU resumes program

execution will continue from

4

>d to 1e

is of J, in U

:t, as

m ill

le

el

ıe

be

0.

N

50

m

IDL

invoked the idle mode.

Table 1.25.3

Pin	Int Exe	ernal cution	External Execution		
	Idle	Power down	Idle	Power down	
ALE	1.	0	1	0	
PSEN	1	0	1	0	
P0	SFR	SFR	High	High	
· ·	data	data	impedance	impedance	
P1	SFR	SFR	SFR data	SFR data	
	data	data	· *		
P2	SFR	SFR	PCH	SFR data	
	data	data			

Microcontrollers (SPPU-E&TC) 1-60 Introduction to Microcontroller Architecture

Pin	Int Exe	ernal cution	External Executio		
	Idle	Power down	Idle	Power down	
P3	SFR	SFR	SFR data	SFR data	
	data	data			

SFR data : internal register data. PCH : higher byte of program counter.

1.25.4 Termination from Power Down Mode

- The only way to come out of power down mode is hardware reset. As the oscillator was stopped / frozen in the power down mode the RST needs to be active for a long time for the oscillator to restart and stabilise.
- The SFRs are initialised to their reset values and program execution begins from 0000H. The contents on the on chip internal RAM are retained.

1.25.5 Using Power Down Mode

- The software invoked power down mode offers reduction in power consumption in some applications. Sometimes during the power down mode the V_{CC} may be turned off so that quiescent and standby currents are avoided. But care should be taken that before switching off the V_{CC} of a chip, all the chip signals should be logic low irrespective of the families HMOS, CMOS, TTL.
- To ensure safe power down operation it is essential that the V_{CC} for a secondary circuit should shut down after the microcontroller 8051 is in the power down mode Fig. 1.25.2 shows a circuit for power switching in the power down mode.
- When the V_{CC} is shut down, the capacitor C_1 provides power-on-reset. It writes 1s to all the port pins. Hence at port P 2.6 the transistor Q_1 turns on, and enables V_{CC} to the secondary circuit through Q_2 .
- As soon reset operation is completed, port 2 emits PCH higher byte of program counter that results P 2.6 and P 2.7 to output zeros. The zero at P 2.7 ensures the continuation of V_{CC} to secondary circuit.



m(19.31)Fig. 1.25.2 : Power switching circuit for power down mode

- When the 8051 goes into the power down mode, the system software that had written a 1 to P 2.7 and 0 to P 2.6 while normal operation, appear across the port pins causing transistors Q_1 and Q_2 to shut off. This disables V_{CC} to secondary circuit.
- On closing the switch S_1 , the secondary circuit can be reenergize and a reset through C_2 is given to switch on the microcontroller.
- The dicdes D_1 is used to prevent C_1 from hogging current from C_2 during a secondary reset while diode D_2 is used to prevent C_2 from discharging through the RST pin. The V_{CC} of secondary circuit is then shut off.

Syllabus Topic : Overview of Instruction Set

1.26 Overview of Instruction Set

- In this section we will study the instruction set of Microcontroller 8051. These instructions treat different types of operands uniformly. Register, memory and immediate operands may be specified interchangeably in most instructions.
 - The instruction set is divided into number of groups of functionally related instructions. The different groups are :
 - (1) Data transfer group
 - (2) Arithmetic group
 - (3) Bit manipulation group
 - (4) Program transfer instruction group
 - (5) Processor control group

2		ODDI I		N
1	Microcontrollers	SPPU-	EAIC	
				and the second sec

Before studying the instruction set, it is essential to know how 8051 accesses the instruction operands in different ways i.e. the Addressing modes.

1.27 Addressing Modes

e.

'n

al

ıg

es

iit

is

m

rv

m

of

set

ns

ly.

۱ay

ost

of

he

Q.

SPPU - May 12, May 13, Dec. 13, Dec. 14, May 15, Dec. 16

1-61

- University Questions Q. State and explain different addressing modes of 8051 with the help of example. (May 2012, 10 Marks)
- Q. State and explain with the help of examples addressing modes of 8051.
 - (May 2013, 10 Marks) List and explain addressing modes of 8051 with the
- help of examples. (Dec. 2013, May 2015, 6 Marks)
 Q. Explain the addressing modes of 8051 with example. (Dec. 2014, 6 Marks)
 Q. Explain addressing modes of 8051 microcontroller.
 - (Dec. 2016, 6 Marks)
- When the microcontroller executes an instruction, it performs specific function on data. The data is stored at some source location. This data must be moved or copied to destination location. The ways by which these addresses locations are specified are called as **Addressing Modes.**
- The Addressing modes for 8051 can be given as follows :



1.27.1 Direct Addressing Mode

- In this mode, the operand is specified by an 8 bit address field in the instruction. One can access all the 128 bytes of internal RAM and the SFRs directly, using the single byte address that is assigned to each RAM location and each special function register.
- The most significant bit in the address decides whether the location is within the on chip internal RAM or in the special function register. If MSB = 0, then the location is within on chip internal RAM. If MSB = 1, then the location is in the special function register.

Introduction to Microcontroller Architecture

The internal RAM uses addresses from 00 H to 7FH to address each byte. The SFR addresses are from 80H to FFH.

Example :

MOV A, 40 H	;	Copy data from address
		40 H into register A
MOV R0, 14 H	;	Copy the contents of
		memory location 14H, to
		register R0 of the
		selected bank.

1.27.2 Indirect Addressing Mode

- In this addressing mode, the instruction specifies a register which contains address of an operand i.e. the register holds the actual address that will be used in the data move operation. This address may be 8 bit or a 16 bit address.
- The R0 and R1 of each register bank can be used as an index or pointer register. R0 and R1 point to the contents in the RAM.
- The @ sign indicates the register acts as a pointer to memory location.

Example

MOV A, @R1 ;

Copy the contents of memory location, whose address is specified in R1 register of selected bank to the accumulator.

Note :	@ indicates that the register acts like a pointer.
	MOV @R0, 85 H ; Copy the data of address 85H
	to the memory location whose address is specified
	by the R0 register of selected bank.
	Only registers R0 and R1 can be used for indirect
	addressing. If registers R2 to R7 are used, then in
	that case the instruction becomes an invalid
	instruction
	e.g. : MOV @R2, A ; invalid instruction.

1.27.3 Register Addressing Mode

Each register bank consists of registers R0 to R7. To access these registers there are special instructions. In the instruction Opcode, 3 bits are reserved for specifying one of the eight registers from the selected register bank. For selecting the register bank, the user has to modify two bits in the PSW.

Example :

MOV A, R2 ; copy the data from register R2 of the selected register bank to register A.

1.27.4 Register Specific Addressing Mode

In this addressing mode the instructions refer to a specific register such as accumulator or data pointer DPTR.

Example :

DA A	;	Decimal addition.	adjust	accumulator	for
RR A	;	Rotate	\mathbf{the}	contents	of
		accumula	tor to t	he right	

SWAP A Swap the nibbles within the accumulator.

1.27.5 Immediate Addressing Mode

- This method is the simplest method to get the data. In this addressing mode the source operand is a constant rather than a variable. As the data source is a part of the instruction it is immediately available.
- The # sign indicates that the data followed is immediate operand.

Example :

MOV A, #30H	; Copy 30H immediately to accumulator.
MOV P1, #0FFH	; Copy FFH immediately to port 1.
MOV DPTR. #1234H	: Copy 1234H immediately to data pointer (DPTR)

1.27.6 External Addressing Mode

(a) Code access (External ROM access)

- Using these instructions only external 0 program memory can be accessed.
- This addressing mode is preferred for ò reading look up tables in the program memory. Either the DPTR or PC (program counter) can be used as pointer.

Example :

MOVC A, @A + DPTR ; This instruction will load the accumulator with the byte from program memory. The byte from program memory is fetched from the sum of unsigned eight bit accumulator contents and contents of the DPTR.

Introduction to Microcontroller Architecture

Data access (External RAM access) (b)

addressing Using this mode the 0 programmer can access the external data memory.

Example :

MOVX @R0, A; This instruction will copy the data from accumulator to the external memory location, whose address is given by register R0. Using Register RO \mathbf{or} R1. the programmer can access external data memory from location 00H to FFH. To access the memory beyond this, DPTR is used.

1.28 Data Transfer Instructions

1.28.1 MOV <dest -byte>, <src-byte>

Mnemonic	MOV <dest-byie>, <src-byie></src-byie></dest-byie>
Algorithm	destination = source.
Function	Move byte variable.
Operation MOV <dest-byte>, <src- byte></src- </dest-byte>	 This instruction copies the contents of the source location to the destination location. The contents of source location are unchanged. It is the most flexible operation. It allows fifteen combinations of
	 source and destination addressing modes. Depending on the type of transfer the number of bytes required may be 1, 2 or 3 and number of cycles required are 1 or 2.

Let us see the different combinations :

Case (i): If the destination byte is Accumulator, then source byte may be

1) MOV A, Rn

Operation	MOV A, Rn.	This instruction copies the contents of the register Rn to the accumulator.
Example	MOV A, R1.	This instruction will copy the contents of register R1 of the selected register bank to the accumulator.

MO	V A, direct		Case (iii)): If the des	tination is a direct address,
ation	MOV A, direc	t This instruction will copy the contents of direct address given in the instruction to the accumulator	8) MO	then sour V direct, A	ce may be.
mpie	MOV A, 40H	This instruction will copy the contents from memory location whose address is 40H to the accumulator.	Operation	MOV direct, A	This instruction will copy the contents of accumulator to the direct address specified in the instruction.
MO ration	V A, @Ri MOV A, @Ri	This instruction will copy the contents	Example	MOV 80H, A	80H is the address of port 0. This instruction will copy the contents of accumulator to the port 0 latch.
		of memory location whose address is specified in the register Ri of the selected bank to the accumulator	9) MO	V direct, Rn	
mple	MOV A, @P0	This instruction will copy the contents of memory location whose address is specified in the R0 register of the selected bank to accumulator.	Operation	MOV direct, Rn	This instruction will copy the contents of register Rn of the selected register bank to the direct address specified in the instruction.
MO	A. #data		Example	MOV 30H, R5	This instruction will copy the
peration	MOV A, #data	This instruction will copy the immediate data to accumulator.			selected register bank to the memory location whose address is
xample	MOV A, #31H	This instruction will move the data 31H immediately to the accumulator.	10) MO	V direct, direc	t
ase (ii) MOV	: If the des source ma	tination is a register, then the y be	Operation	MOV direct, direct	t This instruction will copy the contents of source direct address to the destination direct address.
peration	MOV Rn, A	This instruction will copy the contents of accumulator to the register Rn of selected register bank.	Example	MOV 20H, 30H	This instruction will copy the contents of memory location whose address is 30H to the memory location whose address is 20H
xample	MOV R5, A	This instruction will copy the contents of accumulator to register R5 of selected	11) MON	/ direct, @Ri	
		register bank.	Operation	MOV direct, @Ri	This instruction will copy the data
	MOV Rn, direct	This instruction will copy contents from direct address specified in the instruction to register Rn of selected			address is specified in the Ri register of the selected register bank to the direct address
peration		rogistor bank	Example	MOV 20H, @R1	This instruction will copy the data from memory location whose
peration		This instruction will convert	11 1		
peration xample	MOV R3, 30H	This instruction will copy the contents from address 30 H to the register R3 of selected register bank			address is given in R1 register of selected register bank to memory location whose address is 20H.
peration kample MOV	MOV R3, 30H	This instruction will copy the contents from address 30 H to the register R3 of selected register bank.	12) MOV	/ direct, #data	address is given in R1 register of selected register bank to memory location whose address is 20H.
peration xample MOV peration	MOV R3, 30H ′ Rn, #data MOV Rn, #data ▲	This instruction will copy the contents from address 30 H to the register R3 of selected register bank.	12) MOV Operation	/ direct, #data MOV direct, #data	address is given in R1 register of selected register bank to memory location whose address is 20H. This instruction will copy the immediate data to direct address specified in the instruction.

ë =

.e a

a 1 is

ig il il io y

))

3

t f 1

r /· }

r,

Case (iv): If the destination byte is a memory location on pointed by Ri, then the source may be

ata da cata de Sa

13) MOV @Ri, A

Operation	MOV @Ri, A	This instruction will copy the contents of accumulator to the memory location pointed by Ri.
Example	MOV @R0, A	This instruction will copy the contents of accumulator to memory location whose address is pointed by the R0 register of selected register bank.

14) MOV @Ri, Direct

Operation	MOV @Ri, direct ↑	This instruction will copy the contents of direct address specified in the instruction to the memory location pointed by Ri register of selected register bank
Example	MOV @R0, 30H	This instruction will copy data from memory location whose address is 30 H to the memory location pointed by register R0 of selected register bank.

15) MOV @Ri, #data

Operation	MOV @Ri, #data ↑	This instruction will copy the immediate data to memory location pointed by register Ri of selected register bank.
Example	MOV @R0, #30H	This instruction will copy data immediate data 30H to memory location pointed by R0 register of selected register bank.

1.28.2 MOV DPTR, #data 16

Mnemonic	MOV DPTR, #data 16	Function	Load data pointer with a 16-bit constant
Machine cycles	2	Clock Pulses	24
Bytes	3	Algorithm	(DPTR) = #data ₁₅₋₀ (DPH) = #data ₁₅₋₈ , (DPL) = #data ₇₋₀
Addr. Mode	Immediate Addressing mode	Flags	No flags are affected.

1-6	4	Intr	oduction to	Microcontr	oller Architectur	Э.
morv	Operation	MOV		- This	instruction will load	
n the		(DPTR) ↔-	#data 15-0	the da	ata pointer with the	
		(DPH) ← #	tdata15-8.	The	16 hit constant is	
		(DPL) ← #	data 7-0	loade	d into the second	
		(_,_,		and	third bytes of the	
				instru	ction. The second	
itents				bytes	(DPH) holds the	
cation				high-c	order byte. While	
				holds	low-order byte	
ntents	Example	MOV DPTF	R, #2476 H	This instruc	tion will load the	-
cation				immediate o	lata 2476H into the	
e R0				Data Point	er. DPH will hold	
	Note . Thi	o io tho on	lu instrucți	24H, WINEL	DPL WIII NOID 76H.	
	da	ta at once.	ny monuou	on which h	loves to oils of	No. No. No.
	1.28.3 M	IOVC A.	@A+ <	base req	ister>	
the				SPPU -	May 12, Dec. 13	ł
cified	University	Question	s			
emory	Q. Exp	plain follow	ing instruc	tion : MOVC)	000000
				(May	2012, 2 Marks)	2000 C
from	Q. Exp	olain : MO\	/C A, @A ·	+ DPTR		1000 C
				(Dec.	2013, 2 Marks)	
pinted	Mnemonic	MOVC A, @	₿A+	Function	Move code byte.	
gister	Hashina	<base regis<="" td=""/> <td>ster></td> <td>Cleak</td> <td>04</td> <td>-</td>	ster>	Cleak	04	-
	cvcles	2 .		Pulses	24	
	Bytes	1		Algorithm	A = ((A) +	1
		2			((DPTR))	
the					(PC) = (PC) + 1	
mory		and the second			(FC) = (FC) + 1, A = (A) + (PC)	
	Addr.	Indirect		Flags	No flags are	1
	Mode -	addressing	mode		affected	
mory	Operation		– This	instruction	will load the	1
er of	MOVC A, @/	A + DPTR	accu	mulator with	a code byte or	
.	$(A) \leftrightarrow (A) +$	- (DPTR))	cons	tant from the p	orogram memory.	l
	OR NOVC A G		- Hend	e, it is essent	tial to generate 16	
			bit a	iddress, so t	hat data can be	
	$(\Gamma \cup) \leftarrow (\Gamma \cup)$	(PC)	addre	ed from the	te fetched is the	
ter	(1) (1)	(10)	sum	of the original	unsigned eight-bit	
		. *	accu	mulator con	tents and the	
			conte	ents of a s	sixteen bit base	
			regis	ter. The 16 bit	base register may	
				ie Data pointe tér (PC)	er or the program	
a15-0			if the	haso registor	used is PC then	
o~8,			the P	C is incremen	ted to the address	
			of the	e following in	struction i.e. next	
ale			instru	iction before	being added with	
			the A	ccumulator, o	therwise the base	
			regist	er remains un	altered.	

Example : (i) MOVC Let (D (1008 A + D execu (ii) MOVC Let (PC Let Initially (PC) = (PC) = This 4051H i.e. 5	C A, @A + DPTR PTR) = 1000 H, (A) PTR \rightarrow 8H+ 1000H tion of this instruction C A, @A + PC C) = 4000 H and (A) = contents of memory is y the 16 bit address is = (PC) + 1 (PC) = 40 = 4001 H (A) + (PC) is instruction will cop 2H to the accumulato	= 8H. Contents of ction will copy the c → 1008H to the ac (A) = 22 H. = 50 H. location 4051H = 52 computed. 00 H + 1H) → 50 H + 4001H by the contents of r.	f memory location ontents of address cumulator i.e. after 2H. → 4051 H. memory location	Example 1) MOVX A, 2) MOVX A, 3) MOVX @ 4) MOVX @	 @R0 This 8 bi sele @DPTR : This externation DPTR Ri, A : This acc loca regi DPTR, A : This acc by I 	s instruct t address acted reg instruct mal data R to the instruct umulator ster bank s instruct umulator DPTR.	ion will co s pointed to ister bank of a memory accumula tion will co to the ex tion will co to the 16	py the data from the by register R0 of the to the accumulator. opy the contents of location, pointed by tor. opy the contents of ternal data memory gister Ri of selected opy the contents of bit address, pointed
Note : Th ac pro 1.28.4 M	e DPTR and cumulator contai ogram memory.	PC remain u ns the code by byte>, <sro< td=""><td>nchanged, the te fetched from c-byte></td><td>1.28.5 P University Q. Exp</td><td>USH <direction Question blain following in</direction </td><td>st></td><td>on : PUS</td><td>SPPU - May 13 H y 2013 2 Marks)</td></sro<>	nchanged, the te fetched from c-byte>	1.28.5 P University Q. Exp	USH <direction Question blain following in</direction 	st>	on : PUS	SPPU - May 13 H y 2013 2 Marks)
11		SPPU-	May 12, Oct. 16	Mnemonic	PUSH < direct>	Fu	nction	Push onto stack
Q. Exp	plain following ins	truction : MOVX (May	2012, 2 Marks)	Machine	2	Cic	ock Ises	24
Q. Exp	olain MOVX instru	iction. (Oct. 2016 (In S	em.), 2 Marks)	Bytes	2	Alg	gorithm	(SP) = (SP) + 1 ((SP)) = direct
Mnemonic	MOVX <dest-< td=""><td>Function</td><td>Move External</td><td>Addr.</td><td>direct</td><td>Fla</td><td>igs</td><td>No flags are</td></dest-<>	Function	Move External	Addr.	direct	Fla	igs	No flags are
Machine cycles	2	Clock Pulses	24	Mode	addressing mode		s.	affected.
Bytes Addr. Mode Operation MOVX <dest-byte>,</dest-byte>	1 register indirect addressing mode <src-byte></src-byte>	Algorithm Flags The MOVX instruct between the accum of external data m is appended to MO Depending on wh address provided to RAM is eight bit of two types of instruct In the first type, register R0 or R1 bank provide an 8 multiplexed with da bits are sufficient expansion decod relatively small RAM In the second type, is used for generati	dest-byte = src- byte No flags are affected. tions transfer data nulator and a byte emory, hence "X" V. ether the indirect o the external data r 16 bit, there are tions. the contents of of current register bit address that is ta on port 0. Eight for external I/O ing or for a A array. , the Data Pointer ng 16 bit address.	Example	PUSH (SP) ← (SP) + 1 ((SP)) ← direct	Let Pointe PUSH store	This instr data from onto the st The stack incremente data is co RAM loca the stack p The stack memory a onto the exceeds 7 nternal RA errors. SP = r=1234 H. DPL will s 34H in int	ruction copies the the source address ack. k pointer (SP) is ed by 1 before the pied to the internal tion addressed by pointer. k will grow up in as data is pushed stack. If the stack 7F H (i.e. top of M), then it results in OAH and Data The first instruction set the SP=0BH and ternal Ram location
•		s used for generatil This is done for la Port 2 outputs address bits (the c while Port 0 outp address bits (co	arger RAM array. the high-order contents of DPH), ut the low-order intents of DPL)			OBH. 1 DPH w 12H in The sta Fig. 1.2	Find the secon rill set the secon internal ack pointer 28.1 shows	d instruction PUSH SP = 0CH and store RAM location 0BH. r will remain at 0CH. s this.





1.28.7 XCH A, <byte variable>

Mnemonic : XCH A hyte variable >	Function : Exchange accumulator with byte variable.
Algorithm : (A) = (byte variable)	Operation :
(byte variable) = (A)	(A) ↔ (Byte variable)

Operation

- This instruction will load the accumulator with the contents of byte variable. At the same time the original accumulator contents are written to the byte variable.
- The source / destination operand can use register, direct, or register indirect addressing. Let us see the different combinations depending on the different addressing modes.

XCH A, Rn 1)

73479

Operation	(A) ↔ (Rn)	This instruction will exchange the contents of accumulator with the contents of register Rn of selected register bank.
Example	XCH A, R1	This instruction will load the contents of register R1 of selected register bank in the accumulator and at the same time the contents of original accumulator will be copied in register R1.

2) XCH A, direct

Operation	(A) ↔ (direct)	This instruction will exchange the contents of accumulator with the direct address.
Example	XCH A, 10H	This instruction will load the contents of memory location whose address is 10H to the accumulator and at the same time the contents of accumulator are transferred to memory location whose address is 10H

3) XCH A, @Ri

Operation	XCH (A) ↔ ((Ri))	This instruction will exchange the contents of accumulator with the contents of memory pointed by register Ri i.e. contents of memory location pointed by Ri will be transferred to accumulator and at the same time contents of the accumulator are transferred to memory location pointed by Ri.
Example	XCH A, @R0	This instruction will load the contents of memory location pointed by register R0 of selected register bank to the accumulator and at the same time the contents of accumulator are copied to the memory location pointed by R0 register of the selected register bank.

1.28.8 XCHD A, @Ri

Mnemonic	XCHD @Ri	Func
Machine cycles	.1	Clock
Bytes	1	Algo
Addr. Mode	Register indirect addressing mode	Flags

Function	Exchange Digit
Clock Pulses	12
Algorithm	$(A_{(3-0)}) = ((Ri_{(3-0)}))$
Flags	No flags are affected.
	-

Operation XCHD This instruction $(A)_{(3-0)} \leftrightarrow ((Ri_{(3-0)}))$ exchanges the lower nibble of accumulator (bits 3-0) with the lower nibble of the memory location indirectly addressed by the specified register R0/R1 of the specified register bank. The upper nibble (bits 7-4) of each register remain unchanged. XCHD A, @R0 Example Let R0 contain address 37 H, accumulator contain 25H, and the internal RAM location 120 37H contain 47H, then the instruction XCHD A, @R0 will leave RAM location 37H holding the value 45H and accumulator holding the value 27H

Introduction to Microcontroller Architecture

1.29 Arithmetic Instructions

1.29.1 ADD A, <src-byte>

Mnemonic : ADD A, <src-byte></src-byte>	Function : Add
Algorithm :	Operation :
(A) = (A) + <src-byte></src-byte>	$(A) \leftarrow (A) + \langle src-byte \rangle$

- This instruction adds the byte variable indicated to the accumulator. The result is contained in the accumulator.
- All the addressing modes can be used for _ source : an immediate number, a register, direct address, indirect address.
- Depending on the addressing modes, let us see the different combinations :

ADD A. Rn 1)

Operation	(A) ← (A) + (Rn)	This Instruction will add the byte in register Rn of the selected register bank with the byte in accumulator. The result is contained in the accumulator
Example	ADD A, R0	Let A = 42H (0100 0010 B) and R0 = 91 H (1001 0001B). then, ADD A, R0 will leave A = D3H (1101 0011 B) with the AC flag cleared, carry flag and overflow flag also cleared.

2) ADD	A. direct		– Depe	ending on the addre	essing modes. let us se
Operation	$(A) \leftarrow (A) + (direct)$	This instruction will add the	the d	ifferent combinatio	ns.
• point off		contents of the memory to	1 40	DC A Bn	SPPIL Oct 1
		location whose direct address is		50 A, MI	
		specified in the instruction with	Universit	y Question	
		the accumulator contents. The	Q. Ex	plain ADDC A, B. (Oc	t. 2016 (In Sem.), 2 Marks)
		result of addition will be stored in	Operation	$(A) \leftarrow (A) + (Bn) + (CY)$	This instruction will add the
Evample		Let the contents at memory			contents of accumulator
Example	AUU A, 2011	location 20H be 45H (0100			with the contents of register
		0101B) and contents of			Rn of the selected register
		accumulator be 77H (0111			bank and carry flag. The
		0111B), then the instruction ADD			result of addition is stored in
		A, 20H will leave. A = BC H			The instruction ADDC A D1
		(1011 1100 B) with auxiliary flag	Example		will add the contents of
		cleared, carry flag cleared and	· .		accumulator with the
		overflow flag is set.			contents of register B1 of
ADD) A, @Ri				the selected register bank
Deration	ADD	This instruction will add the			and carry flag. The result is
Perunon	$(A) \leftarrow (A) + ((Bi))$	contents of memory location whose			stored in accumulator.
	(4, (4, (1, 1))	address is pointed by register Ri of		ii. ADDC A, B	The instruction ADDC A, B
		the selected register bank with			will add the contents of
		contents of the accumulator. The			accumulator with the
		result of addition is stored in the			contents of register B and
·		accumulator.			carry hag. The result is
xample	ADD A: @R0	The instruction ADD A. @R0 will		· · · · · · · · · · · · · · · · · · ·	Silleu III accumulator.
		add the contents of memory	2. ADL	JC A, direct	· · · · · · · · · · · · · · · · · · ·
		location pointed by register R0 with	Operation	$(A) \leftarrow (A)+(direct) + CY$	This instruction will add the
		the contents of accumulator. The			contents of memory location
		result stored in the accumulator.			whose direct address is
ADD	A. #data			-	with the contents of
	1,000	1 - 1 - 1 - 1 - 1 - 1 - 1		· .	accumulator and carry. The
peration		I his instruction will add the	inter		result of addition is stored in
	$(A) \leftarrow (A) + data$	the accumulator. The result of			the accumulator
	1	addition is stored in the	Example	ADDC A, 10 H.	The instruction ADDC A, 10H
		accumulator.			will and the contents of
xample	ADD A. #40H	The instruction ADD A. #40H will		· · · · ·	accumulator, memory
		add the data 40H to contents of			location whose address is
		accumulator. The result is stored			10H and the carry flag and
		in accumulator.			stores the result in A.
29.2 A	DDC A, <src-< td=""><td>byte></td><td>3. ADD</td><td>CA, CHI</td><td>·</td></src-<>	byte>	3. ADD	CA, CHI	·
Inemonic :		Function : Add with carry	Operation	$(A) \leftarrow (A) + ((Ri)) + CY.$	 This instruction will add
DDC A , <sro< td=""><td>c-byte></td><td></td><td></td><td></td><td>the contents of memory</td></sro<>	c-byte>				the contents of memory
Igorithm :		Operation :			register Di of colocted
A) = (A) + <s< td=""><td>rc-byte> + carry</td><td>$(A) \leftarrow (A) + \langle src-byte \rangle + carry$</td><td></td><td></td><td>register hank with the</td></s<>	rc-byte> + carry	$(A) \leftarrow (A) + \langle src-byte \rangle + carry$			register hank with the
This	instruction wil	l add the byte variable			accumulator and carry
indicat	ted, the carry	flag and the accumulator			flag.
conten	ts. The result of	of addition is stored in the			 The result of addition is
accum	ulator.				stored in the
acouin	a addressing	modes can be used for			accumulator.
Δ11 +1-	c aumessing	mouce can be used tot	town when the second		
All th	an immediate	number a register direct			
All th source	an immediate	number, a register, direct			

1944.53

t

2

States and

:

Microcontrollers (SPPU-E	&TC) 1	-69	Introduction to	Microcontroller Architectur
• Example ADDC A, @R0.	- The instruction ADDC	1. SU	BB A, Rn	and a first state of the second
	A, @R0 will add the contents of A, memory location whose address is given by register R0 and the carry flag and stores the result in accumulator.	Operation	SUBB. (A) ← (A) – (Rn) – CY	This instruction will subtract the contents of register Rn of the current register bank and the contents of carry flag together, from the accumulator. The result is stored in the accumulator.
4. ADDC A, #data Operation $(A) \leftarrow (A) + data + C$ Example ADDC A, #40H.	 This instruction will add the contents of accumulator with immediate data specified in the instruction along with carry. Let A = 50H, CY = 1 then the instruction ADDC A, #40H will leave the accumulator with 	Example	SUBB A, R3	The instruction SUBB A, R3 will subtract the contents of register R3 of selected register bank and contents of carry flag from the accumulator. The result is stored in the accumulator.
	91H and the carry, overflow	2. SU	BB A, direct	• •
1.29.3 SUBB A, <src-b< td=""><td>cleared.</td><td>Operation</td><td>SUBB. (A) \leftarrow (A) - (direct) - CY</td><td>This instruction will subtract the contents of memory location whose direct</td></src-b<>	cleared.	Operation	SUBB. (A) \leftarrow (A) - (direct) - CY	This instruction will subtract the contents of memory location whose direct
Mnemonic : SUBB A, <src-byte> Algorithm :</src-byte>	Function : Subtract with borrow. Operation :			address is specified in the instruction and the contents of carry flag from the contents of accumulator
(A) = (A) - <src-byte> - CY This instruction sub</src-byte>	$ (A) \leftarrow (A) - \langle \text{src-byte} \rangle - CY$ tracts the indicated byte			The result is stored in the accumulator.
variable and the carry fla the accumulator. The r accumulator	g contents together, from esult is stored in the	Example	SUBB A, 45H.	This instruction subtracts the contents of memory location 45 H and carry

Note : The carry flag is treated as the borrow flag.

е

6

Э ٦ s ŋ

ıf

Э

٦

1

ıf

y

s d

t

y

y 1

Э

y

S

Э

- Carry (borrow) flag is set if a borrow is needed for bit 7 and clears CY otherwise.
- Auxiliary carry flag is set if a borrow is needed for bit 3 otherwise it is cleared.
- The overflow flag is set if a borrow is needed for bit 6, but not into bit 7 or if a borrow is needed into bit 7, but not bit 6.
- When signed integers are subtracted the overflow flag indicates a negative number produced when negative value is subtracted from a positive value, or a positive number produced when a positive number is subtracted from a negative number.
- All the addressing modes can be used as source : an immediate number, a register, direct address, indirect address.
- Depending on the addressing-modes, let us see the different combinations.

Operation	SUBB. (A) ← (A) – (direct) – CY.	This instruction will subtract the contents of memory location whose direct address is specified in the instruction and the contents of carry flag from the contents of accumulator. The result is stored in the accumulator.
Example	SUBB A, 45H.	This instruction subtracts the contents of memory location 45 H and carry from contents of accumulator and result is stored in accumulator.

3. SUBB A, @Ri

Operation	(A) ← (A) – ((Ri)) – CY	This instruction will subtract the contents of memory location pointed to by register Ri and contents of carry flag from the accumulator. The result of subtraction is stored in the accumulator.
Example	SUBB A, @R1.	Let R1 = 30H and the contents of memory location 30H be 54H (0101 0100 B), and contents of accumulator = C9H (1100 1001 B) and CY (borrow) = 1, then the instruction SUBB A, @R1 will leave the accumulator with 74H with the carry and auxiliary carry flag cleared and the overflow flag set.

-

1-70

Introduction to Microcontroller Architecture

4. SUE	B A, #data	i en la companya de la
Operation	SUBB (A) ← (A) – data – CY.	This instruction will subtract the data specified in the instruction and contents of carry flag from the contents of accumulator. The result will be stored in the accumulator.
Example	SUBB A, #40H.	Let A = 50H, CY = 1 then the instruction SUBB A, #40H will leave the accumulator with 0FH.

1.29.4 INC <byte>

Mnemonic : INC <byte></byte>	Function : Increment
Algorithm : <byte> = <byte> + 1</byte></byte>	Operation : byte ← byte + 1.

- This instruction will increment the indicated variable by 1.
- If the byte value is FFH and if it is incremented, then the result will overflow to 00H.
- It supports three addressing modes, Register, direct and register-indirect.
- Note: When the increment instruction operates on a port direct address, alter the latch of that port. (Since it is a read-modify-write operation)

Depending on different addressing modes let us see the different combinations.

1. INC Rn

Operation	(Rn) ← (Rn) + 1.	 This instruction will increment the contents of register Rn of selected register bank by 1. The register Rn can also be accumulator.
Example	INC R5.	Let R5 = 0EH then instruction INC R5 will leave R5 = 0FH.

2. INC <direct>

Operation	$\langle direct \rangle \leftarrow \langle direct \rangle + 1.$	This instruction will
	a.	increment the contents of
		memory location whose
		direct address is specified
	<i>x</i>	in the instruction by 1.

and the other states and	AND		
Example	INC 40H	Let the contents of memory	
		location 40H be 22H, then	
		the instruction INC 40H will	
		increment the contents of	
	,	memory location whose	
		direct address is 40H by 1.	
		i.e. location 40H = 23H.	
3. INC	@Ri		
Operation	((Ri)) ← ((Ri)) + 1.	This instruction will increment	
		the contents of memory location	
		that is pointed by register Ri by	
		1.	
Example	INC @R1.	Let the contents of R1 = 45H	
		and contents of memory location	
		45H = 56H, then the instruction	
· ·		INC @B1 will increment the	
		contents of memory location	
		pointed by register P1 i.e. 45H	
	· ·	builted by register RT i.e. 45H	
		by I. I.e. now memory location	
	<u> </u>	45H will contain 57H	
1.29.5 I	NC DPTR		
Operation	$(DPTR) \leftarrow (DPTR) + 1$	1 – This instruction will	
		opincrement the	
		contents of Data	
· • •		Pointer by 1.	
		- A 16 bit increment is	
		performed. An overriow	
	the data pointer (DPI)		
	from OEE L to OO L will		
		increment the high	
		orrier byte (DPH)	
		- DPTR is the only 16 bit	
2 ×		register that is	
1		incremented.	
Example	INC DPTR	Let contents of DPH = 15 H	
		and contents of DPL = FFH.	
		The instruction INC DPTR will	
		Cause DPH = 16H and	
1 29.6 DEC < byte>			
Mnamonie : DEC Suprement			
Algorithm	$\langle byte \rangle = \langle byte \rangle - 1$	Operation : DEC	
/ma ·		decourses to the start of	
- This	instruction will	decrement the indicated	
varia	Die by I.		

- An original value of 00H will underflow to FFH.

Three operand addressing modes are allowed register, direct and register indirect addressing modes.

Microcontrollers (SPPU-E&TC) Note: The decrement instruction when used to modify an output port, alters the latch for that port. Depending on different addressing mode, let us see the different combinations.

1. DEC F	Rn 👘	
Operation	(Rn) ← (Rn) – 1.	 This instruction will decrement the contents of register Rn of the selected register bank by 1. The registers can be any of the registers R0 - R7 of the selected register bank or the accumulator.
Example	DEC R5	Let R5 = 0EH, DEC R5 will leave H5 = 0DH

2. DEC <direct>

STON TAT

Operation	<direct> ← <direct> - 1.</direct></direct>	This instruction will decrement the contents of memory location whose direct address is specified in the instruction by 1.
Example	DEC 55H	Let the contents of memory location 55H = 14H, then the instruction DEC 55H will decrement the contents of memory location 55H by 1 i.e., contents of memory location 55H = 13H.

3. DEC @Ri

		the second se
Operation	((Ri)) ← ((Ri)) – 1.	This instruction will decrement the contents of memory location pointed by register Ri by 1.
Example	DEC @R0.	Let R0 = 51H and contents of memory location 51 = 1AH, then the instruction DEC @R0 will leave the memory location 51H = 19H

1.29.7 MUL AB

Mnemonic	MUL AB.	
Machine cycles	4	
Bytes	1	· .
Addr. Mode	Register Addressing mode.	

Function	Multiply.
Clock Pulses	48
Algorithm	$(A)_{7-0} = (A) \times (B)$ $(B)_{15-8}$
Flags	Flags are affected.

Operation	MUL (A) ₇₋₀ ← (A) × (B) (B) ₁₅₋₈	 This instruction multiplies an eight bit unsigned integer in the Accumulator and the B register. The low-order byte of the sixteen bit product is left in the accumulator, and the high-order byte in B. The largest possible product is FE01 H when A = FFH and B = FFH. Then A = 01H and B = FEH after multiplication.
Example	MUL AB.	Let A = 50H, B = A0H MUL AB (50H) \times (A0H) = (3200H) B = 32H, A = 00H with the overflow flag set and carry flag cleared.
Note: (1) There is no comma between A and B in the MUL instruction.(2) Original contents of registers A and B are lost.		

- The overflow flag is set if the product is greater than 255 decimal (FFH), otherwise it is cleared.

- The carry flag is always cleared.

1.29.8 DIV AB

1-71

- 1			-
Mnemonic	DIV AB	Function	Divide.
Machine cycles	4,	Clock Pulses	48
Bytes	1	Algorithm	$(A \div B) A =$ quotient B = Remainder.
Addr. Mode	Register Addressing mode.	Flags	Flags are affected.
Operation	DIV Á (quotient) B(remainder)	— A + B	This instruction divides the unsigned

•	B(remainder)	divides the uns number accumulator wit unsigned numb register B.	signed in th the per in
		 Accumulator content or the quotient or result and regist contains remainder. 	ntains f the ster B the
		 The contents A and B, division by (attempted, undefined. 	of when) is are

Introduction to Microcontroller Architecture

Example	DIV AB	Let $A = FBH$ and $B = 12H$ then DIV AB will result $A = (13)_{10} = 0DH$ (quotient), $B = (17)_{10} = 11H$ (remainder)
Note: (The original conter The registers A an and destination for There is no comma DIV instruction 	nts of A and B are lost. d B are used as source the division operation. between A and B in the

The carry and overflow flags are always cleared. But if, A contains some number, B contains 00H. Then if an attempt is done DIV AB then the values contained in register A and B are undefined. The overflow flag will be set and carry flag will be cleared. i.e. overflow flag is set when a divide by zero is attempted.

1.29.9 DA A

Mnemon ic	DA A	Function	Decimal Adjust Accumulator for Addition.
Machine cycles	1	Clock Pulses	12
Bytes	1	Algorithm	Contents of Accumulator are BCD if $[(A_{3-0}) > 9]$ or $[AC = 1]$ then $(A_{3-0}) = (A_{3-0}) + 6AND$ if $[(A_{7-4}) > 9]$ or $[CY = 1]$ then $(A_{7-4}) = (A_{7-4}) + 6$
Addr.	Register	Flags	Flags are affected.
Mode	Specific Addressi ng mode.		
Operation	DAA	 This ins two pack bit value digits. To perfore ADDC in ADDC in The rules (i) if the addition of the second context of the second contex of the second	truction adjusts the sum of ted BCD numbers to an eight a i.e. producing two four bit mrm the addition any ADD or struction can be used. s of BCD addition are he number is greater than 9, Id 6 the auxiliary carry or carry is inerated, add 6. order to produce a valid BCD

1-72	2 Introduction to Microcontroller Architectur		
	Example	DA A	Let A = 56H (packed BCD) R3 = 67H (packed BCD) CY = 1 then, ADDC A, R3 A \rightarrow 56H R3 \rightarrow + 67H <u>CY \rightarrow + 1</u> BE H DA A As B > 9, E > 9, 6 should be added to both BEH <u>+ 66H</u> 24 with CY = 1.

Introduction to Microcontroller Architecture

- DA A instruction is used for performing decimal addition using the instruction ADD or ADDC. The eight bit binary result that is present in the accumulator is adjusted to valid BCD to form two BCD digits of four bits each.
- If $(A_{3-0} > 9)$ or AC = 1 then 6 is added to accumulator, so that it produces a proper BCD digit in the lower nibble. This internal addition may set the auxiliary carry flag if there is a carry-out of the bit 3, propagating into higher order bits.
- If $(A_{7-4} > 9)$ or CY = 1 then 6 is added to produce proper BCD digit in the high-order nibble. If there is carry-out of high-order bits then carry flag will again be set.
- The carry flag if set thus, indicates whether the sum of two BCD numbers is greater than 99, allowing multiple precision decimal addition.

The overflow	flag is	not	affected
--------------	---------	-----	----------

1	(2)	instruction cycle. DA A performs decimal-conversions by adding 00H, 06H, 60H or 66H to the accumulator, depending on the accumulator and PSW (i.e. flags) conditions.
-	(3)	DA A cannot simply convert a hexadecimal number in the accumulator to BCD notation.
	(4)	DA A does not apply to decimal subtraction.

1.30.1 ANL <dest-byte>, <src-byte>

Mnemonic : ANL <dest-byte>, <src-byte></src-byte></dest-byte>	Function : Logical AND for byte variables
Algorithm :	Operation :
<dest-byte> = <dest-byte> ^ <src-< td=""><td><dest-byte> ← <dest-byte> ∧</dest-byte></dest-byte></td></src-<></dest-byte></dest-byte>	<dest-byte> ← <dest-byte> ∧</dest-byte></dest-byte>
byte>	<src-byte></src-byte>

- E Micro	controllers (SPPU	Е&TC) 1-7	73	Introduction	n to Microcontroller Architecture	nia de la constala -
- This opera	instruction perf ation between	orms bit wise logical AND the destination and the	Example	ANL A, @R1.	Let A = 40H and R1 = 0AH, contents of memory location 0AH = CAH, then the instruction	
sourc desti	ce byte. The nation byte.	result is stored at the			ANL A, @R1 will bitwise AND the contents of accumulator with the	
– The addr	source and o essing modes :	lestination support four register, direct, register-			contents of memory location pointed by register R1 of the	
indir Thes	ect and imme e 4 addressir	diate addressing modes. ng modes support six			Selected register bank i.e. CAH, The result in accumulator will be	
comb	inations.	0	4. ANL	Direct A	4011.	
- Let u	is see these comb /hen this instruction	pinations. n is used to modify an output	Operation	$\begin{array}{c} \text{ANL} \\ \text{(direct)} \leftarrow \text{(direct)} \\ \end{array}$	This instruction will bitwiseAlogically AND the contents of	•
p+ r€ ₊a:	ort, the value usec ad from the output s it will be a read-m	as original port data will be data latch, not the input pins, odify-write instruction.			memory location whose direct address is specified in the instruction with the contents of the accumulator	
1. AN Operation	ANL	This instruction will perform			The result will be stored in the memory location whose direct address is specified in	1.
	(A) ← (A) ∧ (Rn)	bitwise logical AND operation between the contents of accumulator and register Bn of	Example	ANI 30H A	the instruction ANL 30H A	
		the selected register bank. The result will be stored in the			will bitwise logically AND the contents of memory location	ente de la composición de la
		accumulator.			whose direct address is 30H	· ·
Example	ANL A, H5	the instruction ANL A, R5 will logically AND contents of			accumulator. The result is stored in memory location	
· .	· ·	accumulator with the contents	5. ANI	A #data	SPPIL - Dec 13	· · · ·
		ANDing is stored in accumulator i.e. 15H.		AQuestion		
2. AN	A, Direct		Manaration	ANI	This instruction will hitwise	
Operation	$ \begin{array}{c} ANL \\ (A) \leftarrow (A) \land (direct) \end{array} $	This instruction will bitwise logically AND the contents of accumulator with the contents of	operation	$(A) \leftarrow (A) \land (data)$	logically AND the contents of accumulator with the immediate	
		memory location whose direct address is specified in the instruction. The result will be			The result will be stored in the accumulator.	
Example	ANL A, 50H.	stored in the accumulator. Let A = 10H, contents of memory	Example	ANL A, #57H.	Let A = 22H (0010 0010 B), then the instruction ANL A,#57H will bitwise logically AND the contents	
		location 50H be 80H, then the instruction ANL A, 50H will logically AND the contents of			of accumulator 22H with immediate data 57H. The result in	
		accumulator bitwise with the contents of memory location 50H.	6. ANL	Direct. #data		
		The result in accumulator will be 00H.	Operation	ANL $(direct) \leftarrow (direct) \land$	This instruction will bitwise logically AND the contents	
3. ANI Operation	A, @Ri	This instruction will bitwise			of memory location whose direct address is specified	
	$(A) \leftarrow (A) \land ((Ri))$	accumulator with the contents of memory location pointed by			in the instruction with the immediate data. The result will be stored in the	
		register Ri of the selected register bank. The result will be stored in			memory location whose direct address is specified.	
L	<u> </u>		•			. •

÷.

1

-. e a

o) a a r

o r s

е),

.

Example 1.30.2 C Mnemonic: ORL <dest-t Algorithm : <dest-byte> byte> - This contender destin opera - The addre indirec These combi</dest-byte></dest-t 	ANL 54H, #33H PRL <dest-byfe yte>, <src-byte> = <dest-byte> \log <src instruction will hts of source by ation byte. Th tion will be store source and co ssing modes : ct and imme- four address nations. Let us</src </dest-byte></src-byte></dest-byfe 	Let the contents of memory location 54H be 25H. The instruction ANL 54H, #33H will logically AND the contents of memory location 54H i.e. 25H with immediate data i.e. 33H. The result will be stored in the memory location 54H i.e. 25H with immediate data i.e. 33H. The result will be stored in the memory location 54H i.e. 21H. te>, <src-byte> Function : Logical OR for by variables Operation : ORL c- <dest-byte> ← <dest-byte> l bitwise logically OR the te with the contents of the result of logical OR in ed in the destination byte. destination support four register, direct, register, direct, register, direct, register, direct, register, direct, register, see these combinations.</dest-byte></dest-byte></src-byte>	e v e e e e e e e e e e e e e e e e e e	Example 3. ORL Operation Example	ORL A, 50H. - A, @Ri ORL (A)←(A) ∨ ((Ri)) ORL A, @R1	Let me The bitv con witt loca resi will This in OR th with locatio selecte will be Let A = conten CAH. will b conten the con	A = 10H, contents of mory location 50H = 80H. e instruction ORL A, 50H will wise logically OR the netents of accumulator 10H h contents of memory ation 50H i.e. 80H. The ult stored in the accumulator be 90H.
1.30.2 C Mnemonic : ORL <dest-t Algorithm : <dest-byte> byte> - This conte: destir opera - The addre indire These combi</dest-byte></dest-t 	PRL <dest-by yte>, <src-byte> = <dest-byte> \< <src instruction will hts of source by ation byte. Th tion will be store source and co ssing modes : ct and imme four address nations. Let us</src </dest-byte></src-byte></dest-by 	te>, <src-byte> Function : Logical OR for by variables Operation : ORL <dest-byte> ← <dest-byte> <src-byte> I bitwise logically OR th te with the contents of th te result of logical ORin ed in the destination byte destination support fou register, direct, register diate addressing moder sing modes support si see these combinations.</src-byte></dest-byte></dest-byte></src-byte>	e v e e e e e e e e e e e e e e e e e e	3. ORL Operation Example	- A, @Ri ORL (A)←(A) ∨ ((Ri)) ORL A, @R1	This in OR th locatio selecte will be Let A = conten CAH. will b conten the co pointed	nstruction will bitwise locically ne contents of accumulator the contents of memory n pointed by register Ri of the ed register bank. The result stored in the accumulator. = 40H, and R1 = 0AH. Let the the of memory location 0AH = The instruction ORL A, @R1 bitwise logically OR the tts of accumulator (40H) with ontents of memory location
Mnemonic : ORL <dest-t Algorithm : <dest-byte> byte> - This conter destir opera - The addre indire These combi</dest-byte></dest-t 	yte>, <src-byte> = <dest-byte> \ <src instruction will ats of source by ation byte. Th tion will be store source and c ssing modes : ct and imme four address nations. Let us</src </dest-byte></src-byte>	Function : Logical OR for by variables Operation : ORL <dest-byte> ← <dest-byte> <dest-byte> 1 bitwise logically OR the te with the contents of the result of logical ORin ed in the destination byte. destination support four register, direct, register diate addressing modes support si see these combinations.</dest-byte></dest-byte></dest-byte>	e v e e e e e e e g	Operation Example	ORL (A)←(A) ∨ ((Ri)) ORL A, @R1	This in OR th with locatio selecte will be Let A = conten CAH. will b conten the co pointed	nstruction will bitwise locically ne contents of accumulator the contents of memory n pointed by register Ri of the ed register bank. The result stored in the accumulator. = 40H, and R1 = 0AH. Let the the of memory location 0AH = The instruction ORL A, @R1 bitwise logically OR the tts of accumulator (40H) with ontents of memory location
 This contended to the conte	instruction will nts of source by action byte. Th tion will be store source and o ssing modes : ct and imme four address nations. Let us	l bitwise logically OR th te with the contents of th e result of logical ORin ed in the destination byte destination support fou register, direct, register diate addressing mode sing modes support si see these combinations.		Example	ORL A, @R1	Let A = conten CAH. will b conten the co pointed	= 40H, and R1 = 0AH. Let the the instruction ORL A, @R1 pitwise logically OR the the of accumulator (40H) with pontents of memory location
addre indire These combi	source and essing modes : ct and imme four address nations. Let us	register, direct, register diate addressing mode sing modes support si see these combinations.	-			the co	ontents of memory location
			`			The re CAH.	esult in accumulator will be
Note : Wi po rea Sir	nen this instruction rt, the value used ad from the output ace, it is a read-mo	n is used to modify an output I as original port data will be data latch, not the input pins. odify-write operation.		4. ORL Operation	Direct, A ORL (Direct) ← (Direct)	√ (A)	This instruction will bitwise logically OR the contents of memory location whose
1. ORL	A, Rn		-	· · · · ·			direct address is specified
Operation Example	ORI, (A) \leftarrow (A) \vee (Rn) ORL A, R5	This instruction will perform bitwise logical OR operation between the contents of accumulator and the register Rn of the selected register bank. The result will be stored in the accumulator Let A = FFH, R5 = 15H, then the				-	in the instruction with the contents of the accumulator. The result will be stored in the memory location whose direct address is specified in the instruction.
		instruction ORL A, R5 will logically OR the contents of accumulator with the contents of register R5. The result of ORing stored in the accumulator is FFH.		Example	ORL 30H, A		Let the contents of memory location 30H = 57H, contents of accumulator = 64H. The instruction ORL 30H, A,
2. ORL	A, Direct						will bitwise logically OR the contents of memory
Operation	$(A) \leftarrow (A) \lor (Direct)$	bitwise logical OR operation between the contents of accumulator and the contents of memory location whose direct address is specified in					location whose address is 30H i.e. 57H with the contents of accumulator (64H). The result in memory location 30H will
E	Example ORL Operation	JperationORL $(A) \leftarrow (A) \lor (Rn)$ ExampleORL A, R5ORL DerationORL $(A) \leftarrow (A) \lor (Direct)$	JperationORLThis instruction will perform bitwise logical OR operation between the contents of accumulator and the register Rn of the selected register bank. The result will be stored in the accumulatorImage: Image:	OperationORL (A) \leftarrow (A) \lor (Rn)This instruction will perform bitwise logical OR operation between the contents of accumulator and the register Rn of the selected register bank. The result will be stored in the accumulatorExampleORL A, R5Let A = FFH, R5 = 15H, then the instruction ORL A, R5 will logically OR the contents of accumulator with the contents of accumulator with the contents of register R5. The result of ORing stored in the accumulator is FFH.ORL A, DirectThis instruction will perform bitwise logical OR operation between the contents of accumulator and the contents of accumulator accumulator whose direct address is specified in the instruction. The result will	JperationORL (A) \leftarrow (A) \lor (Rn)This instruction will perform bitwise logical OR operation between the contents of accumulator and the register Rn of the selected register bank. The result will be stored in the accumulatorExampleORL A, R5Let A = FFH, R5 = 15H, then the instruction ORL A, R5 will logically OR the contents of accumulator with the contents of register R5. The result of ORing stored in the accumulator is FFH.ExampleORL A, DirectORL (A) \leftarrow (A) \lor (Direct)This instruction will perform bitwise logical OR operation between the contents of accumulator and the contents of accumulator and the contents of accumulator accumulator whose direct address is specified in the instruction. The result will	JperationORL (A) \leftarrow (A) \vee (Rn)This instruction will perform bitwise logical OR operation between the contents of accumulator and the register Rn of the selected register bank. The result will be stored in the accumulatorExampleORL A, R5Let A = FFH, R5 = 15H, then the instruction ORL A, R5 will logically OR the contents of accumulator with the contents of register R5. The result of ORing stored in the accumulator is FFH.ExampleORL 30H, AORL A, DirectThis instruction will perform bitwise logical OR operation between the contents of accumulator and the contents of accumulator and the contents of accumulator and the contents of inter accumulator whose direct address is specified in the instruction. The result willExample	OPEration OPL This instruction will perform bitwise logical OR operation between the contents of accumulator and the register Rn of the selected register bank. The result will be stored in the accumulator Example ORL A, R5 Let A = FFH, R5 = 15H, then the instruction ORL A, R5 will logically OR the contents of accumulator with the contents of register R5. The result of ORing stored in the accumulator is FFH. ORL A, Direct This instruction will perform bitwise logical OR operation between the contents of accumulator and the contents of memory location whose direct address is specified in the instruction. The result will

ORL	. A, #data			Note: W	hen this instructio	n, is used to modify an output
peration	ORL (A) ← (A) ∨ data	This in OR the with the the ins	struction will bitwise logically e contents of accumulator e immediate data specified in truction. The result will be	1. XRL	ort, the value use ad from the outpu nce it is read-mod	d as original port data will be t data latch, not the input pins. ify-write operation.
vampla			22H The instruction OPL A	Operation	XRL	This instruction will perform
zampio	Unic A, #3711	#57H v content the imm in accu	will bitwise logically OR the s of accumulator 22H with nediate data 57H. The result mulator will be 77H.		(A) ← (A) ⊕ (Rn)	bitwise logical Exclusive-OR operation between the contents of accumulator and the contents of register Rn of the selected register bank The result will be
ORL	Direct, #data					stored in the accumulator.
peration	ORL (Direct) ← (Direct)	√ data	This instruction will bitwise logically OR the contents of memory location whose direct address is specified in the instruction with the	Example	XRL A, R5	Let A = FFH, R5 = 15H, then the instruction XRL A, R5 will logically EX–OR the contents of accumulator with the contents of register R5. The result stored in accumulator is EAH.
	. *		immediate data. The	2. XRL	A, Direct	
			result will be stored in the memory location whose direct address is specified.	Operation	$\begin{array}{l} XRL \\ (A) \leftarrow (A) \oplus (Direct) \end{array}$) This instruction will perform bitwise logical EX-OR operation between the contents of accumulator and the contents of
xample	ORL 54H, #33H		Let the contents of memory location 54H be 25H. The instruction ORL 54H, #33H will logically			memory location whose direct address is specified in the instruction. The result will be stored in the accumulator.
		·. -	OR the contents of memory location 54H i.e. 25H with immediate data i.e. 33H. The result stored in memory location 54H is	Example	XRL A, 50H	Let A = 10H, contents of memory location 50H = 80H. The instruction XRL A, 50H will bitwise logically EX-OR the contents of accumulator 10H with the contents of memory
30.3 X	RL <dest-by< td=""><td>te>, <</td><td>src-byte></td><td></td><td></td><td>location 50H i.e. 80H. The result stored in the accumulator will be 90H.</td></dest-by<>	te>, <	src-byte>			location 50H i.e. 80H. The result stored in the accumulator will be 90H.
nemonic :		Functio	n : Logical Exclusive-OR	3. XRL	A, @Ri	
n∟ <dest-by lgorithm : dest-byte> src-byte> This in operat</dest-by 	rie>, <src-byte> = <dest-byte> ⊕ nstruction perf</dest-byte></src-byte>	Operation Coperat	vanables on:XRL te> ← <dest-byte> ⊕ e> pitwise Exclusive-OR ination byte and the</dest-byte>	Operation	xhl (A) ← (A) ⊕ ((Ri))	This instruction will bitwise logically EX-OR the contents of accumulator with the contents of memory location pointed by register Ri of the selected register bank. The result will be stored in the accumulator.
source stored The	byte. The re in the destinat	sult o ion by destina	f operation will be te.	Example	XRL A, @R1	Let A = 40H and R1 = 0AH. Let the contents of memory location 0A = CAH. The instruction XRL A, @R1 will bitwise logically EX-OR the
addres and in addres	sing: : registe mmediate add sing modes su these combine	r, dire ressing oport s	ect, register-indirect 3 modes. The four ix combinations. Let			contents of accumulator (40H) with the contents of memory location pointed by register R1 i.e. CAH. The result stored in the

therast

of OH. will the 10H hory The ator

ically lator

mory of the result <u>or</u>. et the AH = @R1 the with cAH. ill be

itwise htents hose icified h the result the vhose icified

; of)H = of

The H, A, PR the emory ess is the ulator It in H will

H Micro	controllers (SPPU-E	&TC)	- 1	-7	6		Intro	oducti	on	to Microc	contro	oller Architecture
. XRL Operation	XRL		his instruction will bitwise		Example		XRL 54H	I, #33H		-	Let mem be 25	the contents of ory location 54H 5H. The instruction
	(Direct) ← (Direct) ⊕	(A) 10 co lo ao in co	gically EX-OR the ontents of memory cation whose direct ddress is specified in the struction with the ontents of the								XRL logica conte locati with	54H, #33H will ally EX-OR the ents of memory ion 54H i.e. 25H immediate data
		a w	ccumulator. The result ill be stored in the emory location whose				-				i.e. store locati	d in memory ion 54H is 16H.
		di	rect address is specified		1.30.4	C	LR A					
Example	XRL 30H, A	Le	et contents of memory		Mnemonic		CLR A			Function	n	Ciear Accumulator
		A	= 64H. The instruction		Machine cycles		1			Clock Pulses		12
		. lo	gically EX-OR the		Bytes		1			Algorith	m	A = 0
			ntents of memory cation whose address is)H i.e. 57H with the intents of accumulator		Addr. Mode	-	Register specific addressi mode.	ing	-,	Flags		No flags are affected
		(6 m	4H). The result in emory location 30H will		Operation	C	LR A ← 0	Th ac	is cur	instruction nulator to z	will cle ero.	ear all the bits of
XRL	A, #data	De	: 33H.		Example	C	LRA	Le	t A ave	= 77H. The accum	e instr ulator	uction CLR A will set to 00H.
Operation	$\begin{array}{c} XRL \\ (A) \leftarrow (A) \oplus Data \end{array}$	This in logically	struction will bitwise EX-OR the contents of		1.30.5 0	PI	- A					
		accurnula data spe	tor with the immediate cified in the instruction.		Mnemonic		CPL A			unction		Complement Accumulator
vamnlo	YRI & #57H	accumula	tor.		Machine cycles		1		(Clock Pulses		12
Admpie	NAL A, 1077	A, #57H	will bitwise logically EX-		Bytes		1 .		1	Algorithm		A = Ā
		22H with The resul	the immediate data 57H. t in accumulator will be		Addr. Mode		Register specific		F	lags	۱ a	No flags are affected
XRL	Direct, #data	/511.	il				addressi mode	ng				
peration	XRL		This instruction will					J 	 			
	$(Direct) \leftarrow (Direct) \in$	⊕ Data	bitwise logically EX-OR the contents of memory location		Operation	A	~L ←Ā	- .	the	bits of th nplement	on will le acc of t	umulator i.e. 1's he number in
•			whose direct address is specified in the instruction with the						acc The one	e bits whice are chan	s taker h prev iged t	n. viously contained o zero and vice
			immediate data. The result will be stored in		Example	CF		Let A :	ver = 5	sa. 7H (0101 0) 1 11 B). The instruction
•			the memory location whose direct address			,		CPL /	4 ula	will completed	ement ow the	all the bits in accumulator will
	·		is specified.					contair	1 (1	010 1000	B) A8H	4.

1

(

E

1. Q Mi

> Ma cy By

Ad

.30.6	RLÁ			Operation	RLC		- This ins	struction will rotat
Mnemonic	RL A	Function	Rotate Accumulator left		$(A_n + 1) \leftarrow (A_n + 1) \leftarrow (A_n + 1) \leftarrow (A_n + 1) \leftarrow (CY)$	(A n)	accumu flag tog	lator and the carr ether by one bit t
Machine cycles	1	Clock Pulses	12		$(CY) \leftarrow (A_7)$		the left. - Bit 7 wil	move into carry
Bytes	1	Algorithm	$(A_{n+1}) = (A_n)$ where n = 0 to 6 $(A_n) = (A_n)$		DIG A		to Bit 0 Fig. 1.3	position. 0.2 shows this
Addr. Mode	Register Specific Addressing mode	Flags	No flags are affected		HLC A		CY = 1. The leaves the a the value (11 H and CY = 0	instruction RLC ccumulator holdin 10 0101 B) i.e. E
Operation	RL	– This	instruction will rotate	D ₇	D ₆ D ₅ D	4	D ₃ D ₂	D ₁ D ₀
	where n = 0 to 6	accu the le	mulator by one bit to				- + - +	- + +-
	$(A_0) \leftarrow A_7$	– Bit 7 positi	is rotated into the Bit 0 on.	1.30.8 R	m(21.5)Fig.	1.30).2 : RLC A	
Example	RL A	Let A = 58 instruction accumulate	H (0101 1000 B). The RLA will rotate the r by one bit to the left.	Mnemonic	RR A		Function	Rotate Accumulator Right
· · ·		So now (1011 0000	accumulator contains B) i.e. B0H	Machine cycles	1		Clock Pulses	12
CY	D ₇ D ₆ [D_5 D_4 D_3	D_2 D_1 D_0	Bytes	1 7 7		Algorithm	$(A_n) = (A_n + A_1)$ where n = 0 to 0 $(A_7) = (A_0)$
.30.7 RL	m(21.4) Fig. ČA	1.30.1 : RL	A SPPU - May 13	Addr. Mode	Register Specific Addressing mode		Flags	No flags ar affected
Jniversity C D. Expla	Question	struction : RL (M	C A. ay 2013, 2 Marks)	Operation	$\begin{array}{l} RR \\ (A_n) \leftarrow (A_{n+1}) \\ \text{where } n = 0 \text{ to } 6 \end{array}$	_	This instruc eight bits in by one posit	tion will rotate the the accumulate ion to the right.
Inemonic	RLC A	Function	Rotate Accumulator Left through Carry		$(A_7) \leftarrow A_0$	-	Bit 0 is r position.	otated into bit
Machine cycles	1	Clock Pulses	12	Example	RR A	_ Let	Fig. 1.30.3 s A = 75H (01	hows this. 11 0101 B). Th
Bytes	1	Algorithm	$(A_{n + 1}) = (A_n)$ where n = 0 - 6 $(A_0) = (CY)$ $(CY) = A_7$			ins acc (10	truction RR / cumulator hold 11 1010 B)	A will leave the ling value BAH
Addr. Mode	Register specific	Flags	Except carry, no other flags are	D ₇	D ₆ D ₅ D ₄		$D_3 D_2$	D ₁ D ₀

1.30.9 8	IRC A			
Mnemonic	RRC A		Function	Rotate Accumulator
				Right through carry
Machine	1		Clock	12
cycles			Pulses	
Bytes	1		Algorithm	$(A_n) = (A_{n+1})$ where n =
		,		0 to 6
				$(A_7) = (CY)$
				$(CY) = A_0$
Addr.	Register		Flags	Except carry, no other
Mode	Specific			flags are affected
	Addressing			
	mode			
Operation	RRC		– This	instruction will rotate the
	$(A_n) \leftarrow (A_{n+1})$		eight	bits in accumulator and
	where n = 0 to	6	the ca	arry flag together by one
	$(A_7) \leftarrow (CY)$		bit po	sition to the right.
	$(CY) \leftarrow A_0.$		- Bit 0	moves into the carry flag,
			origin	al carry flag contents
			move	into bit 7.
			Fig. 1.30.4	shows this
Example	RRC A		Let A = 85H	(1000 0101 B), and CY
			= 1 then th	e instruction RRC A will
			leave the a	ccumulator holding C2H
			(1100 0010) and CY = 1.

m(21.7)Fig. 1.30.4 : RRC A

1.30.10 SWAP A

Mnemonic	SWAP A	Function	Swap nibbles within the Accumulator
Machine cycles	1	Clock Pulses	12
Bytes	1	Algorithm	$(A_{3-0}) = (A_{7-4})$ $(A_{7-4}) = (A_{3-0})$
Addr. Mode	Register Specific addressing mode	Flags	No flags are affected
Operation	$\begin{array}{l} SWAP\\ (A_{3-0}) \leftrightarrow (A_{7-4})\end{array}$	 This ir the low nibbles The o though instruct 	struction interchanges v order and high order s of the accumulator. peration can also be t of as a four bit rotate tion.
Example	SWAP A	Let A = 87H instruction S accumulator (0111 1000 I	I (1000 0111 B). The SWAP`A leaves the holding the value 78H B).

1-78 Introduction to Microcontroller Architecture

1.31 Boolean Variable Manipulation Instructions

1.31.1 CLR Bit Mnemonic CLR bit Function Clear bit Clock Machine 12 1 Pulses cycles Bytes Algorithm (Bit) = 0 1 if carry specific if directly 2 addressabl e bit. If operated on Addr. Flags Except carry, no carry flag then other flags are Mode affected if it is register addressing mode carry specific. If it otherwise direct is direct no flags addressing are affected. mode. CLR This instruction will clear the indicated bit. Operation (Bit) $\leftarrow 0$ CLR can operate on carry flag or any directly addressable bit CLR P2.3 Example Let Port 2 has previously been written with ADH (1010 1101 B). The instruction CLR P2.3 will clear the 3rd bit of Fort 2 leaving Port 2 with A5H (1010 0101 B) 1.31.2 SETB Mnemonic SETB Function Set Bit

Machine cycles	1	100		Clock Pulses	12
Bytęs	1 if carry specific 2 if directly address bit.	/ . able	-	Algorithm	(Bit) = 1
Addr. Mode	register addressing if carry sp otherwise addressing r	mode becific direct node.		Flags	Except carry, no other flags are affected if it is carry specific. If it is direct no flags are affected.
Operation	SETB (Bit) ← 1	 , 	Thi indi SE any	s instruction cated bit. T can operate directly addres	will set the on carry flag or ssable bit.
Example	SET P2.3	Let Po A5H (The ir bit of (1010	ort 2 101 nstru Po 110	2 has previousi 0 0101 B). uction SET P2 rt 2, leaving I 01 B).	y been written by 3 will set the 3 ^{,,,} Port 2 with ADH

31.2 (Evennia			lát C – 1	
Inemonic Iachine Ycles Iytes	CPL bit 1 1 if carry specific 2 if directly	Func Cloc Puls Algo	tion Complement bit k 12 es rithm (Bit) = (Bit)		ANL C, ACC.4 ANL C, / ACC.4		Let C = will logic carry with the C = 1 The instr ogically with com	I, A = TH (0001 0001 B) instruction ANL C, ACC. ally AND the contents of accumulator Bit 4 leaving ruction ANL C,/ACC. 4 will AND the contents of carry plement of accumulator Bi
	bit	DIE					4 leaving	the carry C = 0.
ddr.	register	Flage	s Except carry, no	1.31.5	ORL C, <	<src-< td=""><td>bit></td><td></td></src-<>	bit>	
lode	addressing m if carry specif	iode ic	other flags are affected if it is	Mnemonic	ORL C, <src-bit></src-bit>	Fu	nction	Logical-OR for bit variables
	addressing m	iode	direct no flags are affected.	Machine cycles	2	Cie Pu	ock Ises	24
peration	CPL	- This ir	nstruction will complement	Bytes	2	Al	jorithm	(C) = (C) ∨ <src-bit></src-bit>
	$(Bit) \leftarrow (\overline{Bit})$	the bi which chang	t variable specified. A bit had been a one is ed to zero and vice versa.	Addr. Mode	Direct Addressing mode	Fia	gs	Except carry, no other flags are affected
vample	CPL P2.5	- CPL c any di	an operate on carry flag or rectly addressable bit.	Operation	ORL (C) ← (C) ∨ <	:src-bit>	<u> </u>	This instruction will logically OR the
zampie		by A5H (1 instruction C	010 0101 B). The PL P 2.5 will complement Port 2 Port 2 will hold 85H					carry bit. The result is stored in the carry bit.
31.4 A	NL C, <sr< td=""><td>(1000 0101 c-bit></td><td>B)</td><td></td><td></td><td></td><td>-</td><td>If the Bcolean value is a logical 1 then set the carry flag otherwise</td></sr<>	(1000 0101 c-bit>	B)				-	If the Bcolean value is a logical 1 then set the carry flag otherwise
inemonic	ANL C, <src-bit></src-bit>	Function	Logical AND for bit variables					its current state.
achine vcles	2	Clock Pulses	24					the operand (i.e. ORL C, / <src-bit>) in the</src-bit>
vtes	2 Direct	Algorithm	$(C) = (C) \land (src-bit)$					assembly language indicates that the logical
ddr	Dileçi		flags are affected					complement of the addressed bit is used
ddr. ode	Addressing mode							as the source value, but the source bit itself is unaffected.
ddr. ode peration	Addressing mode ANL $(C) \leftarrow (C)$	 This instr the specific 	uction will logically AND jed bit with the carry bit			• .		
ddr. ode peration	Addressing mode ANL (C) ← (C) ∧ <src-bit></src-bit>	 This instr the specif The result If the Boo 	uction will logically AND ied bit with the carry bit. is stored in the carry bit. lean value of the source	Example	ORL C, ACC.4	· · ·	-	Let C = 1, A = 11H (0001 0001 B) then
ddr. ode peration	Addressing mode ANL (C) ← (C) ∧ <src-bit></src-bit>	 This instr the specif The result If the Boo bit is zero clear the c leave the 	uction will logically AND ied bit with the carry bit. is stored in the carry bit. lean value of the source , then this instruction will arry flag, otherwise it will carry flag in its current	Example	ORL C, ACC.4	4	_	Let $C = 1$, $A = 11H$ (0001 0001 B) then the instruction ORL C, ACC.4 will logically OR the contents of carry with accurate B^{+}
ddr. ode peration	Addressing mode ANL (C) ← (C) ∧ <src-bit></src-bit>	 This instr the specif The result If the Boc bit is zero clear the c leave the state. A slash ("/r 	uction will logically AND ied bit with the carry bit. is stored in the carry bit. lean value of the source , then this instruction will arry flag, otherwise it will carry flag in its current ") preceding the operand	Example	ORL C, ACC.4 ORL C, / ACC.4	4		Let C = 1, A = 11H (0001 0001 B) then the instruction ORL C, ACC.4 will logically OR the contents of carry with accumulator Bit 4 leaving carry C = 1. The instruction ORL C.
ddr. ode peration	Addressing mode ANL (C) ← (C) ∧ <src-bit></src-bit>	 This instr the specif The result If the Boc bit is zero clear the c leave the state. A slash ("/ (i.e. ANL assembly the logical 	puction will logically AND ied bit with the carry bit. is stored in the carry bit. olean value of the source then this instruction will carry flag, otherwise it will carry flag in its current "") preceding the operand C, / <src-bit>) in the language indicates that al complement of the</src-bit>	Example	ORL C, ACC.4	4		Let C = 1, A = 11H (0001 0001 B) then the instruction ORL C, ACC.4 will logically OR the contents of carry with accumulator Bit 4 leaving carry C = 1. The instruction ORL C, / ACC.4 will logically OR the contents of carry with complement

ire

o e s it s

y

h 7 g

1.31.6 MOV <dest-bit>, <src-bit></src-bit></dest-bit>				Operation	ACALL	– This instruct
Mnemonic MOV <dest-< td=""><td colspan="2">Mnemonic : MOV <dest-bit>, <src-bit></src-bit></dest-bit></td><td colspan="2">Function : Move bit data</td><td>$(PC) \leftarrow (PC) + 2$ $(SP) \leftarrow (SP) + 1$</td><td>unconditionally calls subroutine at the indica</td></dest-<>	Mnemonic : MOV <dest-bit>, <src-bit></src-bit></dest-bit>		Function : Move bit data		$(PC) \leftarrow (PC) + 2$ $(SP) \leftarrow (SP) + 1$	unconditionally calls subroutine at the indica
Algorithm : doct hits - core hits		oits Operati	on :		$((SP)) \leftarrow (PC_{7-0})$	address. At the end
			MOV dest bits a core bits		$(SP) \leftarrow (SP) + 1$	subroutine the program
L MO					((SP)) ← (PC ₁₅₋₈)	resume operation at
– This	instruction w	ill copy th	he source bit to the		$(PC_{10} - 0) \leftarrow Page$	the call instruction
destination bit. One of the operands must be				address.		
carry flag, the other operand may be any						- ACALL can be local
directly addressable bit. The different						memory It can
combinations are,						called/used a number
1. MOV bit, C						times in the same program
Operation	MOV (Bit) \leftarrow C	This instruc	tion will copy the carry flag			 The return address of t
		status · into	the Boolean variable			next instruction after the c
		whose add	Iress is specified in the			instruction is in the progra
1		instruction.				counter.
Example	MOV ACC.3,C	Let C = 1 A	= 11H (0001 0001 B)			The steps followed while executi
		then the ins	truction MOV ACC .3, C			ACALL instruction are :
		will copy the	e contents of carry to 3rd			Step 1: The PC increments
		bit of accum	ulator leaving the			twice inorder to obta
	· · ·	accumulato	r with 19H (0001 1001 B).		· .	the address of the ne
2. MOV C, Bit						instruction after CALL
Operation MOV C ← (E		This instruction will copy the data				Step 2: It then pushes the
		from Boo	lean variable whose		•	bit result onto the stat
		address is s	specified in the instruction			hy 1 Thon the k
Example	MOV C ACC 4	to the carry	Tiag.			order byte of PC
Example MOV 0, A00.4		then the instruction MOV C. ACC 4				pushed onto the sta
		will load th	e contents of 4 th bit of			(SP) again incremen
		accumulato	r to carry flag, leaving	inte	· .	by 1. Now the hig
		C = 0.		,	1.	order byte of PC
1.32 P	rogram a	nd				pushed onto the stack
N	lachina C	ontrole	Instructions			Step 3 : The destination
	lacinite C		Instructions			address is compute
1.32.1 A	CALL addr1	1 SP	PLI - May 12 May 13	*	· · ·	by concatenating the
		<u></u>				nign-order rive bits (
University	Question					bits (Are Ar Ar) from
Q. Exp	plain following in	struction: A	CALL			the first hyte
2.622.22		(May 2012,	May 2013, 2 Marks)			instruction and the
Mnemonic	ACALL F addr11	unction	Absolute call		· · · ·	bits (A ₇ to A ₀) secon byte of instruction.
Machine cycles	2	lock Pulses	24	Example	ACALL Let 9	SP = 0AH, PC = 0239H The label
Bytes	2	Igorithm	(PC) = ((PC) + 2)		add "add	" is at program memory location
		. 1	(SP) = (SP) + 1		0435	H. After the execution o
			((SP)) = (PC ₇₋₀)		instru	uction, ACALL add at location 0237
			L(0D) (0D) 4	1		D will enable OOU the internet
			(SP) = (SP) + 1		H, S	SP will contain UCH, the internal

.

.


D	Microcontrollers	(SPPU-E&TC)	Ι.,
	VIICI OCOTTU OTTET 5		8.

1-82

Introduction to Microcontroller Architecture

Example	RET	The Stack Pointer contains
		value 09H. Internal RAM
		locations 08H and 09H contain
		53H and 27H.
		The instruction, RET will leave
		the stack pointer equal to the
		value 07H. Program execution
	•	will continue at location 2753H.

1.32.4 RETI

Mnemonic	RETI		Function	<u>ا</u> .	Return from interrupt					
Machine	2		Clock		24					
cycles	• •		Puises							
Bytes	1		Algorithm		$(PC_{15-8}) = ((SP))$					
					(SP) = (SP) - 1					
					$(PC_{7-0}) = ((SP))$					
					(SP) = (SP) - 1					
Operation	RETI	,	((0.5))	-	This instruction informs					
	(PU ₁₅₋₈	e) ← (0)	-((SP)) :		the microcontroller that it					
	(SP) ←	- (5)	/(QD))		is returning from an ISR					
. ·		ן ← ופו			routine.					
·	(SF) (. (01	- 17	-	This instruction pops high					
					and low order bytes of PC					
					successively from the					
					stack, and restores the					
					interrupt logic to accept					
•			*		additional interrupts at the					
			· •		same priority level as the					
	1. A. A. A.				one just processed.					
				-	The Stack Pointer is					
				}	decremented by two.					
				-	The program , execution					
				-	resumes from the					
					instruction that follows the					
					point at which the interrupt					
					request was detected.					
÷					If an interrupt of the same					
-					level is pending, then it is					
	· .				processed.					
Example	RETI			Let	SP = 09H, let us assume					
				that	an instruction RETI is					
•	-			dete	cted at location 0322H. The					
				Inter	nal HAM locations USH					
		•	•	cont	ains 37 m and location USM					
					I will leave the SP = $07H$					
				and	returns the program					
· · · · ·				exec	ution to location 1257H. i.e.					
				PC =	1257H					

Note: () If the RETI instruction is used at the end of
	subroutine, then it may enable the interrupt
	logic erroneously.
(ii) No other registers are affected.
(ii) PSW is not automatically restored to its pre-
	interrupt status.

The only difference between the RET and RETI instructions is that whenever an interrupt logic is enabled RETI instruction is to be used.

1.32.5 AJMP addr11

Mnemonic	AJMP addr11		Function	Absolute jump		
Machine cycles	2		Clock Pulses	24		
Bytes	2		Algorithm	$PC) = (PC) + 2$ $(PC_{10} - 0) =$ Page address.		
Operation	AJMP (PC) ← (PC) + (PC ₁₀ _ 0) Page address	+2 ←	 This ins the prog the inc i.e. AJMF The limit label (dewithin the of prograd destination calculater concaten order five (P₁₅ - P₁₅ incremen 5 - 7 of instructio and the instructio shows computation of the computa	truction transfers ram execution to dicated address Plabel. tation is that the stination) must be e same 2KB block am memory. The on address is d by ating the higher bits of the PC i.e. (1) after the PC is ted by twice, bits f the first byte of n i.e. (A ₁₀ , A ₉ , A ₈) second byte of n. Fig. 1.32.1 the address ion.		
Example	AJMP L7		The label "L7 memory locat instruction AJM 0671H and will 0537H.	ion 0537H. The ion 0537H. The IP L7 is at location I load the PC with		

The jump range is the difference in bytes of the new address from the bytes in the program counter. E.g. if a jump instruction is at program address 1000H and jump causes program counter to be 1050H, then the jump range is 50H bytes. 1

۸____

C

E

	5 Micro	controllers (SPPL	J-E&T(C)	· · ·	1-83	}•• •	Introduct	ion	to Micro	ocontroller Architecture
	The jump Relative j Absolute ; Long jum 1.32.6	instructions ha ump range : jump range : p range : LJMP addr1	ave fo + 1 000 000 5	27 to - 27 to - 00H to 00H - 1	g ranges. - 128 07FFH FFFFH		Operation	SJMP (PC) \leftarrow (PC) + (PC) \leftarrow (PC) +	2 rel		The program control branches unconditionally to the address indicated. The branch destination is computed by adding the signed i.e. relative
	Mnemonic Machine cycles Bytes	2 3 LJMP (PC) ← add	Fun Clou Puis Algu	ction ck ses prithm - c t	Long Jump 24 (PC) = addr _{15 - 0} This instruction causes an unconditional branch o the indicated address, by loading					t t t f f F F	second instruction byte to the PC, after incrementing the PC by twice. The only limitation is that the jump range is limited rom -128 to $+127$ bytes. The destination range allowed is from 128 bytes preceding this instruction
				t 	he high order and ow-order bytes of the PC respectively, with he second and third nstruction bytes. The destination may herefore be anywhere in the full S4K program memory address space, because it uses full		Example	SJMP SUBA1	νTR	The la to an in memor instruct assemi After instruct 0478H.	o 127 bytes following it. bel "SUBA1" is assigned instruction whose program y location is 0478H. The tion SJMP SUBA1 bles into location 0401H. the execution of this tion the PC will contain
				i. ii	e. 2 nd and 3 rd nstruction bytes.		Mnemonic Machine	JMP @A+DPTR 2	Fur	nction .ck	Jump indirect
•	Example	LJMP L7		The la at men The ins	bel "L7" is assigned hory location 5678H. struction LJMP L7/at		cycles Bytes	1	Pul	ses orithm	(PC) = (A) + (DPTR)
	1.32.7	SJMP rei		location progran 5678H.	n 0537H will load the n counter with		Operation	JMP (PC) ← (A) + (DPTR)	-	This eigh the cont Poin	t instruction adds the t bit unsigned contents of accumulator with the ents of sixteen bit Data ter. The result of addition
· .	Mnemonic Machine cycles	SJMP rel 2	Fur Clo Pul	nction Ick ses	Short jump 24					is ic cour from micre	baded into the program nter. This is the address where the ocontroller will begin
	Bytes	2	Alg	orithm	(PC) = (PC) + 2 (PC) = (PC) + rel				-	exec Neith the alter	her the accumulator nor DPTR contents are ed.

re f t l l l l l c

⊥ nf n n 0 1

Example	JMP@A⊥Γ	PTR	(i) I	et (A) = 30H (DPTR) -	Example		Z LABEL	5	Let A	= 00H. The instruction .
rvamhie			(i) L	000 H PC = 0500 H The	Example			0	LABE	L5 will cause the program
			ir	struction JMP @A + DPTR					execu	ition to continue at th
			, v	vill the PC will contain					instru	ction identified by lab
			1	030H, and execution will					LABE	L5.
~ •	,		b	egin from location 1030H	1.32.10	JN	Z rel		SPPU - M	ay 12, May 13, Oct. 1
			(ii) A	nother application of this	Universit	v Que	estion			
			ir	struction is in CASE jumps.	Q Ex	nlain	followir	na in	struction .	.INZ
			MOV D	PTR #IMP TRI	(May	2012	Mou	2017	Oct 201	6 (In Sem) 2 Marke
			DPTR	points to jump table	(Way	2012	, way i		, OGL 20	to (in Seni.), z marks
			, 01 111	MOV A INDEX - NO	Mnemonic	JNZ	rei	ru	nction	Jump IT Accumulator Not
					Machina	2		CI	nok .	201
			IMP T		cycles	1		Pi	ses	L1
					Bytes	2		Al	orithm	(PC) = (PC) + 2
					-,	-				if A ≠ 0
										then PC = PC + rel
					Operation	JNZ			Th	is instruction will branch
				AUIVIF UNDE - 4		(PC)	$\leftarrow (PC)$) + 2	i.e.	jump to indicated address
				$PTB = 1000H \Delta = 01H$		ifA≠	é0`´´		if t	he bits in the accumulato
	· .			Evolution begins from		then			are	nonzero otherwise it wil
				eddrose 1001H		PC =	PC + re	I.	cor	ntinue with the nex
				Le CASE - 1					ins	truction.
									— Th	e branch destination is
32.9	JZ rei								cal	culated by adding the
Mnemonic	IZ rel	Fune	tion	iumn if accumulator zero					sigi in t	ned relative displacement he second instruction byte
		Tune							to t	he PC, after incrementing
Machine	2	Cloci	< 2	24					the	PC by two.
cycles		Pulse	es	,					– The	e accumulator remains
Bytes	2	Algor	rithm F	PC = (PC) + 2					unc	hanged.
· .			i	f A = 0	Example	JNZ L	_1			05H. The instruction JNZ
	×				inter i				at label 1	nunue program execution
			11	nen (PC) = (PC) + rel	1.32.11	10	el			·
Operation	JZ		-	This instruction will branch	Mnemonic		JC rel	Γ	Function	Jump if carry is set
	$(PC) \leftarrow (PC)$	C) + 2	· ·	i.e. jump to indicated	Machine		2		Clock	24
	if(A) = 0		1. C	address if all the bits in	cycles				Pulses	
	then			the accumulator are zero	Bytes	2	2		Algorithm	(PC) = (PC) + 2
				otherwise it will continue						if C = 1
	$ (PC) \leftarrow (PC)$) + rel		with the next instruction.						then PC = PC + rel
				The branch destination is	Operation	JC			- Th	is instruction will branch
				calculated by adding the		(PC)	- (PC) +	- 2	i.e	jump to the address
				signed relative		if C =	1		ind	licated if the carry flag is
				displacement in the		then			Se	t otherwise it will continue
				second instruction byte to		(PC) +	— (PC) +	- rei	Wi	in the next instruction,
			· ·	the PC, after incrementing					Th	e pranch destination is
	•			the PC by two					ca	iculated by adding the
			1 1						sig	neu relative
			_ ·	The accumulator remaine					eib l	placement in the second
	•		-	The accumulator remains					dis	placement in the second truction byte to the PC

1 45 400

Example	JC L1	the instruction 3C L1 will cause the program execution to continue at the instruction identified by Label L1 if the carry flag is set.		truction JC L1 will cause gram execution to continue instruction identified by 1 if the carry flag is set.	Example	JB P2.1, L1		Let port 2 The instr JB P2.1,	2 = 73 H (0111 0011 uction L1 will cause progr
1.32.12	JNC rel							execution	n to jump to t
Mnemonic	JNC rel	Fu	nction	Jump if carry not set				instructio	n at label L1
Machine	2	Clo	ck	24		· · · · ·		-	
cycles		Pul	ses		1.32.14	JNB bit,	re	1.	
Bytes	2	Alg	orithm	(PC) = (PC) + 2 if C \neq 1 (i.e. C = 0) then (PC) = (PC) + rel	Mnemonic	JNB bit, rel.		Function	Jump if bit not set
Operation	JNC (PC) ← (PC	+ 2)	. – · Th i.e	his instruction will branch	Machine cycles	2		Clock Pulses	24
	if $C \neq 1$ (i.e. 0 then (PC) \leftarrow (PC)	C = 0) + rel	inc cle wit - Th	dicated if the carry flag is eared otherwise continue th the next instruction. he branch destination is	Bytes	3	а	Algorithm	(PC) = (PC) + 3 if (bit) = 0 then (PC) = (PC) + r
÷			ca	lculated by adding the				L	
		· · · · · · · · · · · · · · · · · · ·	sig in ins the tw	the second byte of struction to the PC, after PC is incremented by ice	Operation	JNB (PC) \leftarrow (PC) + if (bit) = 0 then	3	– Th the ind ins	is instruction will jump address indicated, if t icated bit in t truction is 0, otherwi
Example	JNC .		Let the c The instr	arry flag is set C = 1 uction sequence		$(PC) \leftarrow (PC) +$	re	I. pro the	gram will continue w next instruction.
				CPL C JNC L2				- In cal	e branch destination is culated by adding the pad relative
			from the	ar the carry flag and execution will resume instruction identified by				dis ins	placement in the third truction byte to the PC
1 27 13	18 hit r	l	Lancitz	•		6 / ×.	r.	ond	ce the PC is increment
Mnemonic	JB bit rel	Fun	ction	lumn if hit set		· · · · · ·		10 1	cont the first byte of th
Machine cycles	2	Clos	ck Ses	24	inter a			- The	e bit remains
Bytes	3	Algo	orithm	(PC) = (PC) + 3 if (bit) = 1 then (PC) = PC + rel	Example	JNB P1.3, L3		Let port 2 The instr	2 = 73 H (0111 0011 E uction JNB P1.3, L3 v
Operation	$JB (PC) \leftarrow (PC) if (bit) = 1$	+3	 This the ind 	is instruction will jump to address indicated, if the icated bit in the				cause the resume a	e program execution t the instruction at lab
	$(PC) \leftarrow (PC)$	+ rei	pro the	gram will continue with	1.32.15	JBC bit, r	el	•	
· •	•	. •	- The	e branch destination is culated by adding the	Mnemonic	JBC bit, rel.		Function	Jump if bit set and clear bit
			sigi dis	ned relative placement in the third	Machine cycles	2		Clock Pulses	24
			inst onc to t inst	ruction byte to the PC, the PC is incremented the first byte of next ruction	Bytes	3		Algorithm	(PC) = (PC) + 3 if (bit) = 1 then bit = 0 and
			_ The	hit indicated is			1		

on, JZ ogram at the label

ct. 16

arks) r Not

=

ranch Idress ulator it will next

on is the oment o byte onting

nains

JNZ ution

et

rel ranch dress ag is tinue 1, is e

cond °C, °C

Operation			and the second secon		MOLLO MION	Controller Ar chilecture	
	$ \begin{array}{c} JBC \\ (PC) \leftarrow (PC) + 3 \\ if (bit = 1) \\ then \end{array} $	 This instruction will jump to the address indicated if the indicated bit is 1, otherwise the program will 	- This comb 1. CJN	instructi inations. The IE A, direct, r	on sup y are : el.	oports differen SPPU - Dec. 13	
	(bit = 0) and (PC) ← (PC) + rel.	continue with the next instruction. The destination is	Universit Q. Ex	y Question plain : CJNE A,	B, label	(Dec. 2013, 2 Marks)	
		computed by adding the signed relative displacement in the third	Mnemonic	CJNE A, direct, rel.	Function	Compare and Jump if not equal.	
		instruction byte to the PC, once the PC in incremented to point the	Machine cycles	2	Clock Pulses	24	
		first byte of the next instruction. — The contents of the indicated bit are changed if the bit is set otherwise of bit are unaltered the contents	Bytes	3	Algorithm	(PC) = (PC) + 3 if $(A) \neq (direct)$ then (PC) = (PC) + rel. if $(A) < (direct)$	
Example	JBC P2.0, L1	Let port 2 = 75 H (0111 0101 B). The instruction JBC P2.0, L1 will cause program execution to resume form label L1 and port 2 = 74 H (0111 0100 B)				then C = 1 else C = 0.	
1.32.16 University Q. Exp	CJNE <dest-l <src-byte>, i Question</src-byte></dest-l 	oyte>, rel. SPPU - May 13. uction : CJNE	Addr. Mode	Direct addressing mode	Flags	Except carry, no other flags are affected.	
		the structure of the st	1		-		87 L
Mnemonic Algorithm	CJNE <dest-byte (PC) = (PC) + 3 if (dest-byte) \neq then (PC) = (PC) if (dest-byte) < (s) then C = 1 else C = 0</dest-byte 	(May 2013, 2 Marks) >, <src-byte>, rel. (src-byte) + rel. rc-byte)</src-byte>	Operation	CJNE A, direct, rel	- This magn and locati is pro and addre uneou	instruction compares the itudes of accumulator magnitude of memory on whose direct address avided in the instruction iumps to the indicated ss if the magnitudes are ral.	

Example	(i) CJNE A,	Let A = 75H	I, contents of memory	3. CJN	IE Rn, #da	ta, rel.	5.424 × 454				
	60 H, L5	instruction 60H	= 44 H then the JNE A, 60H, L5 Will y flag as contents of A	Mnemonic	CJNE Rn #data, rel	, Function	Compare and Jump if not equal				
		> contents of and jump to in	memory location 60H struction at label L5.	Machine cycles	2	Clock Pulses	24				
	(ii) CJNE A, B, label	This instruct magnitudes of register and indicated if the	tion compares the of accumulator and B jumps to the address re magnitudes are not	Bytes	3	Algorithm	(PC) = (PC) + 3 if $(Rn) \neq data$ then (PC) = (PC) + rel if $(Pn) < data$				
C.IN	F A #data rei	equal.	ii				then $C = 1$				
Inemonic	CJNE A, #data, rel.	Function	Compare and jump				else C = 0				
Aachine cycles	2	Clock Pulses	24	Operation	CJNE Rn, #data, rel	 This instru- magnitudes 	uction compares the of register Rn of the				
Bytes	3	Algorithm	(PC) = (PC) + 3 If $(A) \neq (data)$ then (PC) = (PC) + rel.		•	selected reg specified in t to the ind magnitudes	ister bank with the data the instruction and jumps icated address if the are unequal.				
			if (A) < (data) C = 1 else C = 0		-	 The carry fla register Rn otherwise it i 	g is set if the contents of are smaller than data, s cleared.				
Addr. Aode Operation	Immediate addr mode $(PC) \leftarrow (PC) + 3$	Flags	Carry flag is affected			 The destinat by adding displacemen byta to the 	the signed relative				
	if (A) \neq (data). (PC) \leftarrow (PC) + rel.	the	magnitudes of nulator with the			incremented the next instr	to point the first byte of uction.				
	if $A < data$ $C \leftarrow 1$ else	magn in the to the	itude of data specified instruction and jumps indicated address if magnitudes	Example :	CJNE R2, #60 H, L8	 Let R2 = 44H then the instruction CJNE R2, #60H, L8 will set the carry flag and jump to instruction at Label L8 					
	℃ ← 0.	uneque	ual.	4. CJN	E @Ri, #d	ata, rel.	· · · · · · · · · · · · · · · · · · ·				
		contents of accumulator are smaller than the data		contents of accumulator are smaller than the data otherwise carry flag is		Mnemonic	CJNE @Ri, #data, rel	Function	Compare and Jump if not equal		
		cleare — The d	ed. lestination address is	Machine cycles	2	Clock Pulses	24				
	- -	calculated by adding the signed relative displacement in the third		Bytes	3	Algorithm	(PC) = (PC) + 3 if ((Ri)) ≠ data				
	•	instru once to poi	ction byte to the PC, the PC is incremented nt the first byte of the				then (PC) = (PC) + rel				
vample		point next in	to the first byte of the Instruction.				if ((Ri)) < data then				
vauihie	UJNE A, #00, L/	CJNE A. #	60H. L7 will set the				C = 1				

ure ent

13 (s)

er

ne or ry ss on ed re

ie re

of ct se

is ie in is st

_

Microc	ontrollers (SPPL	I-E&TC)	1-8	38	و در از می از می رو در از مرکز از مرکز از م	Introdu	ictiq	n to Mic	rocontro	oller Architectu
Operation	CJNE @Ri, #data, rel.	 This instruction compares the magnitudes of contents pointed by register Ri of the selected register bank with the data specified in the instruction and jumps to the indicated address if the magnitudes are unequal. The carry flag is set if the contents pointed by register Ri are smaller than the data, otherwise the carry flag is cleared. 		Operation	DJN2 (PC) (byte) if byte then (PC)	 ← (PC) + ← (byte ≠ 0 ← (PC) + 	- 2) – 1 - (rel)	-	This inst decreme register of by 1 and address second of resulting The desi calculate signed ro displace last instr PC, after PC to the	ruction ints the specified or memory location branches to the indicated by the operand if the value is nonzero. tination is ed by adding the elative ment value in the uction byte to the r incrementing the e first byte of the ruction.
		 The destination address is calculated by adding the signed relative displacement in the third instruction byte to the PC, once the PC is incremented to point the first byte of the next instruction. 		Example	DINZ		· · · · ·	-	The orig will und decreme It suppo modes : addressi direct ac	ginal value of 00 lerflow to FFH ented. rts two addressing register ing mode and ldressing mode.
Example	CJNE @R1, #98, add	Let R1 = 57H and the contents of memory location 57H be 99H, then the instruction CJNE @R1, #98H, add will set the		1.32 19	NO				instruction will cau instruction and R5 =	o = 50 H th on DJNZ R5, SU use jump to th on at label SU = 4FH.
1. T		carry flag and jump to instruction		Mnemonic	NUI	NOP		Functio	n	No operation
L		unaber aug.		Marth						

1.32.17 DJNZ <byte>, <ret-addr>

Mnemonic	DJNZ <byte>, <rel-addr></rel-addr></byte>	Functio	n Decrement specified memory location/register by 1 and jump if not zero
Machine cycles	2	Clock Pulses	24
Bytes	2 if register addressing is used 3 if direct addressing is used	Algorith	m (PC) = (PC) + 2 (byte) = (byte) - 1 if (byte) ≠ 0 then (PC) = (PC) + rel

				direct ac	ng mode and Idressing mode.
Example	Example DJNZ R5, SUB			- Let R5 instructio will cau instructio and R5	5 = 50 H the on DJNZ R5, SUE use jump to the on at label SUE = 4FH.
1.32.18	NOF				· .
Mnemonic	Mnemonic		Γ	Function	No operation
Machine cy	cles	1 Clock Pulses		Clock Pulses	12
Bytes	-	1		Algorithm	(PC) = (PC) + 1
Operation	NOP (PC) ← (PC) + 1		_	 No operation Only the P contents incremente It is mainly delay in pro- 	ion is performed. C is affected. The of PC are d by 1. used for inserting

1.32.19 Solved Examples

Ex. 1.32.1

Write instructions to

- Read from external program memory at address (i) 0200H.
- (ii) Write to external program memory at address 6000H in 8051 microcontroller.

Soln. :

Read from external program memory at address 0200H. (i) MOV DPTR, #0200H ; pointer to external program memory MOVX A, @DPTR ; read data from external program memory.

1 1 PI W nι re.

Sc

f E { ś

J

(

(j

(ii) write to external program memory at address 6000H.	Instruction	Comment
MOV DPTR, #6000H ; pointer to external program memory	MOV A, 31H Lo	bad high byte of number into A.
MUVX @DPTR, A ; write data to external program memory	ADDC A, 33H A	dd the higher bytes with carry.
incinely	MOV 41H, A S	tore the higher byte of sum at location 41H
Ex. 1.32.2 Write an instruction to clear the bit, which has address 001h. Soln.: CLR #001h Ex. 1.32.3 Name four bit addressable instructions of 8051.	Program 1.33.2 : Write assembly lar numbers stored in e result to be stored in Soln. :	nguage program for adding two, 16 bit xternal memory location from A000H and n external memory locations from B000H.
Soln.: Four addressable instructions are	Instruction	Comment
1) CLR Bit (2) SET Bit 3) CPI Bit (4) ANL C shits	CLRC	CY = 0
Ex. 1.32.4	MOV DPTR, #A000H	Initialize DPTR from A000H
or a 8051 system of 11.0592 MHz, find how long it takes to	MOVX A, @DPTR	Load low byte of number at A000H into A
execute each of the following instructions :	MOV R7, A	Load LSB of first number in R7
a) DEC R3 (b) SJMP.	INC DPTR	Increment DPTR to next location
ioln.:	MOVX A, @DPTR	Load MSB of first number into A
Sime required for 1 machine cycle = $\frac{12}{11.0592 \times 10^6}$	MOV R6, A	Load MSB of first number in R6
- 1 095 ug	INC DPTR	Increment DPTR to next location
i) The instruction DEC R3 needs one machine	MOVX A, @DPTR	Load LSB of second number in A
cycle.	MOV R5, A	- Load LSB of second number in R5
\therefore It takes 1.085 µs for its execution.	INC DPTR	Increment DPTR to next location
ii) The instruction SJMP needs two machine	MOVX A, @DPTR	Load MSB of second number in A
cycles.	MOV R4, A	Load MSB of second number in R4
$\therefore \text{ It takes } 2 \times 1.085 = 2.17 \mu \text{s for its execution.}$	MOV A, R7	Move lower byte of first number into accumulator
Syllabus Topic : Sample Programs	ADD A, R5	Add the two lower bytes
(ASSCHIDIY)	MOV DPTR #B000H	Initialize DPTR to destination memory location
.33 Sample Programs (Assembly)	MOVX @DPTR, A	Load the LSB result at B000H
rogrom 1 22 1	INC DPTR	Increment DPTR to next memory location
Write assembly language program to add two sixteen bit	MOV A, R6	Load the MSB of first number into accumulator
umpers stored at locations 30 H and 32 H and store the esult from location 40 H onwards.	ADDC A, R4	Add the MSBs of two numbers with carry of LSB addition
oln. :	MOVX @DPTR. A	Load the MSB result at location B001H
Instruction	INC DPTR	Increment DPTR to next memory location

ADDC A, #00H

END

MOVX @DPTR, A

Add zero, plus carry from MSB addition

Load the result to highest byte of result

•.

ļ	ULRO	01=0
	MOV A, 30H	Load low byte of number at location 30H into A
	ADD A, 32H	Add the lower bytes
	MOV 40H A	Store the lower byte of sum at location 40H

e

١

-} ∦

S

in

m

Program 1.33.3

Write an assembly language program of 8051 to unpack the BCD no. stored at 30 H location. Store the MSB digit at memory location 41 H and LSB digit at memory location 40 H. Draw the flowchart for same.

Soln.:

Instruction	Comment	
MOV A, 30H	Load the BCD number into accumulator	
MOV B, A	Store the result in register B	
ANL A, #0F0H	Mask lower nibble	
SWAP A	Make MSB digit = LSB digit	
MOV 41H, A	Store MSB digit at memory location 41H	
MOV A, B	Load the number back in accumulator	
ANL A, #0FH	Mask upper nibble	
MOV 40H, A	Store LSB digit at memory location 40H	



Program 1.33.4 :

Write an assembly language program for 8051 to unpack the BCD number stored at external memory location 3000H. Store the result in internal memory locations 40H (LSB) and 41H (MSB).

Soin. :

1-90

Instruction	Comment	
MOV DPTR, #3000H	Initialize DPTR with 3000H	
MOVX A, @DPTR	Load the BCD number in accumulator	
MOV B, A	Store the number in register B	
ANL A, #0F0H	Mask lower nibble	
SWAP A	Make MSB digit = LSB digit	
MOV 41H, A	Store MSB digit at memory location 41H	
MOV A, B	Load the number back in accumulator	
ANL A, #0FH	Mask upper nibble	
MOV 40H, A	Store LSB digit at memory location 40H	

Introduction to Microcontroller Architecture

Program 1.33.5

Program to multiply two unpacked BCD numbers

Program statement

- A two digit BCD number is stored in the register A. Write a program in the ALP of 8051 to unpack this BCD number. Store the MSB digit in register R1 and LSB digit in register R0 of the register bank 3. Find the product of these two digits and store the result in packed BCD form in accumulator.

Explanation

- A digit BCD number is available in register A.
 We have to unpack this BCD number i.e. we have to separate the BCD digits.
- e.g. ; If the number = 92 H then in unpack form the two digits will 02 H and 09 H. i.e. we have to mask the lower nibble, first and rotate four times to the right to get the MSB digit or use the SWAP instruction.
- Then to get the LSB digit mask the upper nibble.
- Masking lower nibble means ANDing the number with 0F0 to get MSB.
- Store the obtained unpacked digits.
- We are supposed to find the product of the two unpacked digits. We will copy the unpacked digits in registers A and B and then using the MUL instruction we will find the product of the two numbers.
- Then convert the result from binary to packed BCD format.

Algorithm		Program
Step I :	Load number into register A.	Instruction
Step II :	Mask the lower nibble.	MOV A #92
Step III :	Swap the nibble to make MSB digit = LSB digit.	MOV B,A
Step IV :	Store the digit in register R1	ANL A, #0F0
Step V :	Load number in register A.	SWAP A
Step VI :	Mask upper nibble.	MOV 19 H, A
Step VII :	Store the digit in register R0.	
Step VIII :	Multiply the two digits	
Step IX :	Convert the result of	MOV A,B
-	multiplication to BCD form	ANL A, #0FH
Step X :	Stop	MOV A, 18H



ıe

51 B 10

зе D

Ŧ.

7e

m

'e

ır

se

r

e

0

d

e

е

f





· · · · ·	
Instruction	Comment
MOV A, #92H	Load the number in accumulator.
MOV B,A	Store the number in register B.
ANL A, #0F0H	Mask lower nibble
SWAP A	Make the MSB digit = LSB digit
MOV 19 H, A	Store the result in register R1 of register bank 3. 19 H is the address of register R1 of register bank 3.
MOV A,B	Load the number back in accumulato.
ANL A, #0FH	Mask upper nibble
MOV A, 18H	Store the result in register R0 of register bank 3. 18 H is the address of register R0 of register bank 3.
MOV B, 19H	Load the second digit in register B
MUL AB	Find the product i.e. A × B
MOV B, #0AH	Load decimal 10 in B to find BCD equivalent
DIV AB	A = quotient , B = remainder
SWAP A	MSB digit in A = LSB digit in A and vice versa.
ORL A, B	Pack the two digits
END	End Program

Introduction to Microcontroller Architecture

Program 1.33.6

To add Block of data.

Program statement

Write a program to add ten bytes in internal RAM. Assume that the starting location of the Block is 40 H. Assume sum to be 8 bit. Store the result in register R0 of bank 1.

Explanation

- Consider that a block of 10 bytes is present at source location i.e. 40 H.
- We have to add these 10 bytes.
- We will initialize this as count in the R0 register.
- The register R1 will act as pointer to point the block.
- Using ADD instruction add the contents, byte by byte of the block.
- Increment R1 to point to next element.
- Decrement the counter and continue till all the contents are added.
- Result is stored in A. This result is stored in register R0 of bank 1.

F	Microcontrollers	(SPPU-E&TC).	1-92	n de la construcción de la constru La construcción de la construcción d
		1	/		

Introduction to Microcontroller Architecture

For example :

Algorithm

Step I	:	Initialise R1 as pointer with source address.
Step II	:	Initialise R0 register with count.
Step III	;	Add data, byte by byte.
Step IV	:	Increment pointer.
Step V	:	Decrement counter.
Step VI	:	Check for count, if not zero go to step III else go to step VII.
Step VII	:	Store the result of addition.
Step VIII	:	Stop.

Flowchart: Refer Flowchart 3.



Flowchart 3

Progra	Im
--------	----

Label	Instruc	tion	Comment	Operation
	CLR PSV	V.3	Select Register	Register Bank 0
	CLR PSV	V.4	bank 0	selected
	MOV #0AH	R0,	Initialize register R0 as counter.	R0 = 0AH
	MOV #40H	R1,	Initialize register R1 as memory pointer.	R1= 40H

Label	Instruction	Comment	Operation
	MOV A, #00H	Initialize result = 00H	A= 00H
L1:	ADD A, @R1	Compute addition	A = A + @R1
	INC R1	Increment R1 to point next memory location	R1= R1 + 1
	DJNZ R0, L1	Check if count = 0 ?	Is R0 = 0, if not continue executing loop L1
	MOV R0, A	Store the result in register R0 of bank 1	R0 = 37H (Røsult)
	END	End Program	

Program 1.33.7

Write assembly language program to add 10, 8 bit nos. stored from starting location 50 H and store result at 65 H and 66 H.

Soln.: Program

Label	Instruction	Comment	Operation
-	CLR PSW.3 CLR PSW.4	Select Register	Register bank
		J bank 0	0 selected
	MOV R0 , #0AH	Initialize register R0 as counter.	R0 = 0AH
	MOV R1 , #50H	Initialize register R1 as memory pointer.	R1 = 50H
	MOV A, #00H	Clear accumulator	A = 00H
	MOV R3 , #00H	Clear register R3	R3 = 00H
L1:	ADD A,@R1	Compute addition	A = A+ @R1
	JNC L2	Check for carry	If CY= 1 go to L2
	INC R3	Increment register R3 if carry is present	lf CY= 1 then R3= R3+1
			R3 = 03H (Result)
	MOV 66H, R3	Load result at 66H	
L2:	ÍNC R1	Increment R1 to point next memory location	R1= R1+ 1
	DJNZ R0, L1	Check if count = 0 ?	If R0 ≠ 0 then go to L1 else continue
	MOV 65H, A	Store the result at location 65H	65H = 54H (Result)
	END	End Program	

Program 1.33.8

ure

os. 5 H

0

n

n

э

Write an assembly language program of 8051 to add 8 bytes. The numbers are stored in memory location starting from 80H onwards and store result at 60H and 61H.

Soln.: Program

Label	Instruction	Comment	
	CLR PSW.3	<u>)</u>	
	CLR PSW.4	Select Register Bank 0	
	MOV R0, #08H	Initialize R0 as counter for 8 bytes	
	MOV R1, #80H	Initialize R1 as memory pointer	
	MOV A, #00H	Clear accumulator	
	MOV R3, #00H	Clear register R3	
L1:	ADD A, @R1	Compute addition	
	JNC L2	Check for carry	
	INC R3	Increment register R3 if carry is present	
	MOV 61H, R3	Load result at 61H	
L2:	INC R1	Increment R1 to next memory location	
	DJNZ R0, L1	Check for count? if $R0 \neq 0$ go to L1 else continue	
	MOV 60H, A	Store addition result at 60H	
	END		

Program 1.33.9

Write an assembly language program to add 5 numbers stored in internal RAM starting from address 40H onwards. Store the result in location 60H (LSB) and 61H (MSB).

Soln.: Program

Label	Instruction	Comment	
	CLR PSW.3	Select Register Bank 0	
	CLR PSW.4		
	MOV R0, #05	Initialize R0 as counter for 5 numbers	
	.MOV R1, #40H	Initialize R1 as memory pointer	
11	MOV A, #00H	Clear accumulator	
	MOV R3, #00H	Clear register R3	
L1:	ADD A, @R1	Compute addition	
· • .	JNC L2	Check for carry	
	INC R3	Increment register R3 if carry is present	
	MOV 61H, R3	Load result at 61H	
	INC.R1	Increment R1 to next memory location	

Label Instruction Comment DJNZ R0, L1 Check for count? If R0 ≠ 0 goto L1 else continue MOV 60H, A Store addition result at 60H

Introduction to Microcontroller Architecture

Program 1.33.10

END

-97

Write a Program to add 10 bytes in external RAM. Assume starting location of block is 5000h. Assume the sum to be 8-bit. Store the result at memory location 6000h.

Soln.: Program

Label	Instruction	Comment
	ORG 0000h	Organize code from 0000h
	MOV R7, #0Ah	Load the Counter with 10 (decimal Ten)
	MOV R0, #00h	Initialize R0 to 00h.
	MOV DPTR, #5000h	Load DPTR with address where the numbers are stored – 5000h
Back:	MOVX A, @DPTR	Copy a Number from source location, into register A
	ADD A, R0	Add the number to cumulative sum stored in R0
	MOV R0, A	Move cumulative sum to R0 for next reference.
	INC DPTR	Increment DPTR – Source pointer
	DJNZ R7, Back	Decrement the counter and if not 0 then go to back for next.
/	MOV DPTR, #6000h	Load DPTR with value of address where result is to be stored
	MOVX @DPTR,A	Store the result in the desired location
HERE:	SJMP HERE	Done
	END	

Program 1.33.11 Lab Assignment

Transfer a block of N bytes from source to destination (Non overlapped block transfer).

Program statement

Write an ALP to move a block of N bytes of data from source to destination. Assume that the length of block is stored in register R2 of register bank 0. The source block starts from memory location 20H and the destination block begins from memory location 30 H.

Introduction to Microcontroller Architecture 1-94 Microcontrollers (SPPU-E&TC) Start Explanation Consider that a block of data of N bytes is present at source location. Now this block of N Initialize memory pointer 1 bytes is to be moved from source location to a Initialize memory pointer 2 destination location. Initialize counter The number of bytes N are stored in register R2 (Read counter) of bank 0. For pointing the source address we will use the Load data using memory pointer 1 R0 register and for the destination address we Transfer data using memory pointer 2 will use the R1 register. Transfer the data byte by byte from source to Memory Pointer, = Memory Pointer, + destination block. Memory Pointer₂ = Memory Pointer₂ + Algorithm : Initialize R0 and R1 with source and Step I Counter = Counter - 1 destination address. Step II : Initialize R2 register with the count. Is No Counter = 0 Step III : Transfer the data block byte by byte to destination. Yes Step IV : Decrement Count Stop Step V : Increment source and destination Flowchart 4 memory pointer. Program 1.33.12 Step VI : Check for count in R2, if not zero goto Transfer a block of N bytes from source in external memory step III else goto step VII. to destination in internal memory. (Non overlapped block Step VII : Stop. transfer)

Flowchart : Refer Flowchart 4.

Program

Label	Instruction	Comment
	CLR PSW.3	Select Register bank 0
	CLR PSW.4	<u> </u>
	MOV R0, #20H	Initialize register R0 as with source address.
	MOV R1,#30H	Initialize register R1 as with destination address.
L1 :	MOV A, @R0	Load accumulator with number from source block.
-	MOV @R1,A	Store the data in desired memory location
	INC R0	Increment source memory pointer
	INC R1	Increment destination memory pointer
	DJNZ R2,L1	Decrement count in R2 , Check if count = 0 ? if not go to L1
	END	

Write an ALP to move a block of N bytes of data from source to destination. Assume that the length of block is stored in register R2 of register bank 0. The source block starts from memory location 2000 H and the destination block begins from memory location 40 H.

Explanation

Program statement

- Consider that a block of data of N bytes is present at source location. Now this block of N bytes is to be moved from source location to a destination location.
- The number of bytes N are stored in register R2 of bank 0.
- Transfer the data byte by byte from source to destination block.

Algorithm	Progra	m 1.33.13	
Step I : Initialise DPTR and R0 with source and destination address. Step II : Initialise R2 register with the coupt	Write a data st C000H	n assembly langu pred at location { onwards and vice-	age program to move 5 bytes of 8000H onwards to the location versa.
Step II : Transfer the data block byte by byte	Progra	m	
to destination	Label	Instruction	Comment
Other BY + Descent Count		CLR PSW.3	Select Register Bank 0
step iv : Decrement Count		CLR PSW.4	<u>}</u>
Step V : Increment source and destination		MOV R0, #05 H	$\int \text{Count} = 05 \text{ H}$
memory pointer.		MOV DPL, #00H	Initialize memory pointer to 8000H
Step VI : Check for count in R2, if not zero goto		MOV DPH, #80H]}
step III else goto step VII.	L1:	MOVX A, @DPTR	Load accumulator with number from
Step VII : Stop.	· .		source block
lowahart , Dafar Flowahart 5		MOV R1, A	Save it temporarily in register R1.
lowchant: Refer Flowchart 5.		MOV DPH, #C0H	Load the destination address of
(Start)			memory location
		MOVX A, @DPTR	Get the data in accumulator
Initialize memory pointer 1		MOV R2, A	Save it in register R2
Initialize memory pointer 2		MOV A, R1	Store data from source memory



Dro

	A10	
Label	Instruction	Comment
	CLR PSW.3	Select Register bank 0
	CLR PSW.4	}
	MOV DPTR, #2000H	Initialize register DPTR as with source address.
	MOV R0, #40H	Initialize register R0 as with destination address.
L1:	Movx A, @dptr	Load accumulator with number from source block.
	MOV @R0, A	Store the data at desired memory location
. • .	INC DPTR	Increment source memory pointer
	INC R0	Increment destination memory pointer
• *	DJNZ R2, L1	Check if count = 0 ?
	END	

	CLR PSW.3	Select Register Bank 0
	CLR PSW.4	}
	MOV R0, #05 H	Count = 05 H
	MOV DPL, #00H	Initialize memory pointer to 8000H
	MOV DPH, #80H	ſ
1:	MOVX A, @DPTR	Load accumulator with number from
	100 A.S.	source block
	MOV R1, A	Save it temporarily in register R1.
	MOV DPH, #C0H	Load the destination address of
		memory location
	MOVX A, @DPTR	Get the data in accumulator
	MOV R2, A	Save it in register R2
	MOV A, R1	Store data from source memory
		location in accumulator
	MOVX @DPTR, A	Store it at destination memory location
	MOV DPH, #80 H	Adjust memory pointer to point source
		memory location
	MOV A, R2	Get the data
	MOVX @DPTR, A	Store the data of destination memory
		to source memory
	INC DPTR	
	DJNZ R0, L1	If count #0, repeat

Program 1.33.14

Write assembly language program for 8051 to move 30 bytes of data from external RAM at address 2000 H to internal RAM located at 40 H as starting address.

Program

Label	Instruction	Comment	
	CLR PSW.3	Select Register bank 0	
	CLR PSW.4		
	MOV DPTR, #2000H	Initialize register DPTR as with source address.	
	MOV R0, #40H	Initialize register R0 as with destination address.	
	MOV R2, #30H	Initialize R2 with count i.e. 30.	
L1:	MOVX A, @DPTR	Load accumulator with number from source block.	
	MOV @R0, A	Store the data at desired memory location	
	INC DPTR	Increment source memory pointer	
	INC R0	Increment destination memory pointer	
	DJNZ R2, L1	Check if count = 0 ?	
	END		



P Mic	rocontrollers (SPP	U-E&TC)
Soln. :	Program	
Label	Instruction	Comment
	MOV R0, #10H	Initialize counter 1
START:	MOV DPTR, #5000H	Initialize memory pointer
	MOV R1, #10H	Initialize counter 2
BACK:	MOV R2, DPL	Save the address of lower byte
	MOVX A, @DPTR	Get the number in accumulator
	MOV R3, A	Store the number in R3
	INC DPTR	Increment memory pointer
	MOVX A, @DPTR	Get the next number in accumulator
	MOV B,A	
	MOV A,R3	
	CJNE A, B, NE	Compare number with next number
	AJMP SKIP	If less, don't interchange
NE:	JC SKIP	If equal, don't interchange
	MOV DPL, R2	
	MOV A,B	
	MOVX @DPTR, A	Otherwise swap the contents
	INC DPTR	Increment pointer to next memory location
	MOV A, R3	
	MOVX @DPTR, A	
SKIP :	DJNZ R1, BACK	If R1≠ 0 then goto BACK
	DJNZ R0, START	If R0≠ 0 then goto START
	END	

Program 1.33.18 Lab Assignment

Multiply two 8 bit numbers.

Program statement

Multiply two 8 bit numbers stored in external memory locations 3000 H and 3001 H. Store the result in memory locations 3020 H and 3021 H.

Explanation

re

ıd

ly

3.

A

in

te 1e

ls.

ne

- Consider that a byte is present at the memory location 3000 H and second byte is present at memory location 3001 H.
- We have to multiply the bytes present at the above two memory locations.
- We will multiply the numbers using MUL instruction. As MUL instruction operates only on the A and B register we will load the two numbers from memory locations 3000 H and 3001 H to the A and the B registers. The result

Introduction to Microcontroller Architecture

of multiplication is stored in the A and B registers. LSB digit is stored in the accumulator while the MSB digit is stored in the B register. Result is stored at memory locations 3020 H and 3021 H with LSB stored at memory location 3020 H and MSB stored at memory location 3021 H.

For example : 3000 H = 09 H, 3001 H = 02 H

For example :	A = 09 H		09 H	
	B = 02 H	×	02 H	
		_	0012 H	
Res	ult = 0012]	Η		
3020	H = 12 H			
3021	H = 00 H			,

Algorithm

. .

Step I	Get the first number.
Step II	Get the second number.
Step III	Multiply the two numbers.
Step IV :	Store the result.
Step V :	: Stop.

Flowchart : Refer Flowchart 8.



 Stop

 Program
 Flowchart 8

 Instruction
 Comment
 Operation

Indradaton	AA STRUALL	Aberaniau
MOV DPTR, #3000H	Initialize DPTR as memory pointer	DPTR = 3000H
MOVX A, @DPTR	Get the first number in register A	A = 09H
MOV B, A	B = first number	B = 09H
INC DPTR	Increment memory pointer to point the second number	DPTR = 3001H
MOVX A, @DPTR	Get the second number in register A	A = 02H
MUL AB	Compute multiplication. A = LSB digit B = MSB digit after multiplication.	A = 12H, B = 00H (Result)

Instruction	Comment	Operation
MOV DPTR, #3020H	Initialize DPTR as memory pointer For storing result	DPTR = 3020H
MOVX @DPTR, A	Store the LSB digit obtained at location 3020H.	3020H = 12H (LSB digit of result)
INC DPTR	Increment memory pointer.	DPTR = 3021H
MOV A, B	Store the MSB digit obtained in register A.	A = 00H
MOVX @DPTR, A	Store the MSB digit obtained at location 3021H.	3021H = 00H (MSB digit of result)
END	· .	

Program 1.33.19

Program for Binary-Gray conversion.

Program statement

Write a program in the assembly language of 8051 to convert a given binary number into its Gray code equivalent. Draw flowchart. Store the Gray equivalent in register A.

Explanation

- For Binary-Gray conversion.
 - (i) Record the MSB as it is.
 - (ii) Add this bit to the next position, recording the sum and neglecting carry if any.
 - (iii) Record successive sums until completed.
 - e.g. to convert 0AH i.e. 1010 binary to gray.



LSB = (OF)H

- Grav code :- 1 For our program the logic that we will be using for Binary-Gray conversion is that first we will add the number with itself.
- Then we will X-OR this added number with the original number. Then we will shift this X-ORed number by 1 bit position to the right. This gives the equivalent gray code. Display this Gray code.
- e.g. number = 0A.

Given binary no :-

	0 A H	
ŀ.	0 A H	
	14 H	

XOR added number	0	0	0	1	0	1	0	0
with original number	0	0	0	0	. 1.	0	1	0
	0	0	0	1	1	1	1	0
Shift by 1 bit to right	0	0	0	0	1	1	1	. 1
				• 1.		204	TT	

(0FH) is the gray equivalent of 0A H

Algorithm	
Step I	: Get the number whose gray code equivalent is be found.
Step II	: Add number with itself.
Step III	: XOR this added result with the original number.
Step IV	Shift the XORed number by 1 bit position to the right to get the Gray equivalent

Introduction to Microcontroller Architecture

Step V Store the result.

Step VI : Stop.

1-98

Flowchart: Refer Flowchart 9.





in the

1PT	Comment	Operation
MOV A, #0AH	Load number in register A	A=0AH
MOV B, A	Get the number in register B also.	B= 0AH
ADD A, A	Add contents of A with itself	A = 14H, PSW =40H
XRL A, B	XOR the added contents with number itself	A= 1EH, PSW = 40H
RR A	Roll by 1 bit to right to get gray equivalent	A = 0FH (Result)
END	END PROGRAM	

Program 1.33.20

Write a Program to transfer a string "PUNE" located at memory location 250h to memory location 350h.

Soln.:

(14 H)

(0A H)

(0F H)

This program refers to external data memory (RAM) as addresses are greater than 8 bits.

1-99

Introduction to Microcontroller Architecture

- The Counter = 04h is to be loaded in R7.
- The source pointer is provided through DPTR and is loaded with 0250h.
- Destination pointer is done through P1 and R0 using external memory transfers and loaded with 03h and 50h respectively.

Program

Label	Instructions	Explanation ·		
	ORG 0000h	Organize code from 0000h		
	MOV R7, #04h	Load the Counter with 04		
	MOV DPTR, #0250	Load DPTR with address -"PUNE" stored at address 0250h		
-	MOV P1, #03h MOV R0, #50h	Load Port 1 with 03 h and Load R0 with 50h to have total address ref. 0350h		
Back :	MOVX A, @DPTR	Copy a character from source location, into register A		
	MOVX @R0, A	Store the character to destination location		
	INC DPTR	Increment Source pointer		
	INC R0	Increment Destination pointer		
	DJNZ R7, Back	Decrement the counter and if not 0 then go to back for next.		
HERE:	SJMP HERE	Done		
	END			

Program 1.33.21

Write an assembly language program to move a block of 20 bytes of data from source to destination. The source block start from memory location 30 H and destination block start from memory location 35 H. (Overlapped data transfer)

Soln. : Program

Label	Instruction	Comment			
	CLR PSW.3	Select Register bank 0			
	CLR PSW.4	State All			
	MOV R0, #30H	Initialize register R0 as with source address.			
	MOV R1, #35H	Initialize register R1 as with destination address.			
	MOV A, R2	load accumulator with the size of block i.e. 20H.			
	ADD A, RO				
	MOV R0, A	R0 contains address of the number after the last element in the source block.			
. 1	MOV A, R2	load accumulator with the size of block			
-	ADD A, R1				
	MOV R1, A	R1 contains address of the number after the last element in the destination block.			
	DEC R0	R0 contains address of the last element of source			

Label	Instruction	Comment
i a st	DEC R1	R1 contains address of the last element of destination
L1:	MOV A, @R0	Load accumulator with number from source block.
	MOV @R1,A	Store the data in desired memory location
	DEC R0	Decrement source memory pointer
	DEC R1	Decrement destination memory pointer
	DJNZ R2, L1	Check if count = 0 ?
	END	End Program

Program 1.33.22

Program for checking the parity of number is odd or even.

Program statement

Given a number which is 8 bit. Write a program in ALP to find the parity of this number. If parity is even display 00 in the result and if parity is odd display 01 in the result. Draw flowchart.

Explanation

- We have a number given. Initially, we will count the number of 1's in that number. For this we will rotate the contents of number bit by bit to right, along with carry.
- If carry = 1 then increment the count for number of 1's. In this way we will count the number of 1's.
- Then AND the number of 1's with 01 H. If number is odd, ZF = 1.

- For even number ZF = 0.

- Store register A = 00 if number is even, otherwise store A = 01 H if the number is odd.
- Store the result.
- For e.g. if the number is 09 H (0000 1001 B) i.e. number has 2 ones. This means that this number has even parity.

Algorithm

Step I	:	Initialize counter = 8 for number of bits and count = 0 .
Step II	:	Get the number.
Step III	:	Rotate the number by 1 bit to right alongwith carry.
Step IV	•	Check if carry = 1 ? If not goto step VI.
Step V	:	Increment count for number of 1's.
Step VI		Decrement counter.
Step VII	:	Check if count = 0 ? If not, goto step III.



BACK:

SKIP:

RRC A

JNC SKIP

INC B

DEC R2

CJNE R2, #00H, BACK

Introduction to Microcontroller Architecture

Label	Instruction	Comment-
	MOV A,B	Store the count of number of 1's in register A
	ANL A, #01H	Check if number of 1's is even or odd to find parity
	JNZ NEXT	If number of 1's odd then jump to NEXT
	MOV A, #00H	Store 00 H in register A if number has even parity
	JMP ENDD	
NEXT:	MOV A, #01H	Store 01 H in register A if number has odd parity
ENDD:	END	

Frogram 1.33.23

To find the factorial of a number.

Program Statement

- Write a program in the assembly language of 8051 to find the factorial of a number.

Explanation

- To compute the factorial of a number, means to multiply the number say n with
 - (n-1)(n-2)(n-3)...1.
 - e.g. To compute 5 ! of a number.
 - $5! = 5 \times 4 \times 3 \times 2 \times 1 = 120.$
- In our program, we will initialize the A and B registers with 1.
- We will load the number whose factorial is to be found in the A and register R0.
- Store the number in register B in register R1
- We will multiply number in A with number in B.
- Result of multiplication is stored in A register and B register.
- Increment R1 check that R1 is less than R0. If yes, continue the process till factorial is computed.
- Store the result.

Algorithm

Rotate accumulator right

through carry

Check If Carry = 1

Decrement count

If count ≠ 0 repeat

Increment the count of number of 1's

Step I	:	Load the number whose factorial is to be computed in the R0 register.
Step II	:	Initialize A and B registers = 1.
Step III	:	Load accumulator with data in register R3 and R3 register store value of B in R1.
Step IV	:	Multiply A × B.
Step V	:	Increment R1.



Program

Label	Instruction	Comment
	MOV R0, #05H	Load number in Register R0
•	MOV A, #01H	initialize A=1
	MOV B, #01H	initialize B=1
•	MOV R3, #01H	initialize R3=1
	MOV R1, B	
UP:	MOV A, R3	
·	MUL AB	multiply numbers
	MOV R3, A	
	MOV R2 , B	

Introduction to Microcontroller Architecture

Label	Instruction	Comment
	INC R1	increment R1
	MOV B, R1	Restore the value of B
	MOV A,B	
	CJNE A, #06H, UP	multiply till B < R0
	MOV A,R3	store the LSB of
	· ·	result in Register A
	MOV B,R2	store the MSB of
		result in register B
	END	`

Program 1.33.24

1-101

Write assembly language program for finding out factorial of decimal no. 8.

Soln. : Program

Label	Instruction	Comment
	MOV R0, #08H	Load number in Register R0
. 1	MOV A, #01H	initialize A=1
	MOV B, #01H	initialize B=1
	MOV R3, #01H	initialize R3=1
	MOV R1, B	
UP:	MOV A, R3	
	MUL AB	multiply numbers
	MOV R3, A	
	MOV R2 , B	
	INC R1	increment R1
	MOV B, R1	Restore the value of B
	MOV A,B	
1	CJNE A, #06H, UP	multiply till B < R0
	MOV A,R3	store the LSB of
2		result in Register A
	MOV B,R2	store the MSB of
		result in register B
	END	

Program 1.33.25

Find the contents of Register A after execution of following set of instructions.

MOV A, #6AH MOV R4, #6EH XRL A, R4 CLR C MOV A, #4DH SWAP A RRC A RRC A RRC A RRC A RRC A

1-102

Introduction to Microcontroller Architecture

Program

Instruction Sequence	Contents of Register A
MOV A, #6AH	A = 6A
MOV R4, #6EH	(R4 has been loaded, no effect on A)
XRL A, R4	A = 01101010 (XOR) 01101110 = 00000100 = 04
CLR C	(Carry has become 0, No effect on A)
MOV A, #4DH	A = 4D
SWAP A	Nibbles swapped, so A = D4
RRC A	A = 11010100 - 1 bit right shift through carry = 01101010 = 6A
RRC A	A = 01101010 - 1 bit right shift through carry = 00110101 = 35
RRC A	A = 00110101 – 1 bit right shift through carry = 10011010 = 9A
RRC A	A = 10011010 1 bit right shift through carry = 01001101 = 4D

Therefore at the end of the execution sequence, the Register A would contain **4D** (Hexadecimal)

Program 1.33.26

Write an assembly language program to obtain 1's complement of the given number.

Soln.: Let the number be stored in memory location 30h and the result (1's complement of the number) is stored in memory location 31h.

Label	Instruction	Commont
	MOѶ A, 30h	Load the Number from the Internal Data Memory location 30h
	CPL A	Generate 1's complement of the number by CPL instruction
	MOV 31h, A	Store the result in memory location 31h
HERE :	SJMP HERE	Done
	END	

Program 1.33.27

Write an ALP to convert packed BCD number 35 into HEX number and store the result in memory locations 50h and 51h.

Soln.:

Algorithm steps

- We need to divide packed BCD number 35 by 16.
- This will result in MSB of the hex result being obtained from the Quotient of the Division.
 (A = 02h)
- The LSB of the Hexadecimal number would be obtained from the remainder. (B = 03h)
- Now, we need to swap nibbles of A (20h) and then OR the result with Register B. (so A = 23h)
- 23h is Hex result of 35 packed BCD, we store it at Memory locations 50h and 51h.

Label	Instruction	Comment
	MOV A, #35h	Load the Number 35 packed BCD in Register A
	MOV B, #10h	Load divisor 16 decimal = 10h in Register B
-	DIV AB	Perform division, returning Quotient in A, Remainder in B
	SWAP A	Swap nibble of A
	ORL A, B or ORL A, 0F0h (B – SFR)	OR the contents of A and B
	MOV 50h, A	Move Hex result to 50h
	ŃOV 51h, A	Move Hex result to 51h
HERE:	SJMP HERE	Done
	END	

Program 1.33.28 SPPU - Dec. 2012, 4 Marks.

Write assembly code to select R7 register from bank 3 to store hex value 08h available in RAM memory location 20h.

Soln. :

Instruction	Comment
SETB PSW.4	Select register bank 3 by making RS1 = 1
SETB PSW.3	\int and RS0 = 1
MOV R1, 20H	
MOV A, @R1	A = 08H
MOV R7, A	R7 = 08H

t b ii



Syllabus Topic : Interfacing of LEDs

2.1 Interfacing of LEDs

It is a human oriented output peripheral. It is used to display result or operand. One may use CRT, LED or LCD displays.

A CR'I is used to display large amount of data. LED and LCD displays are used to display small amount of data. The commonly used LED displays are numeric displays.

LED Displays

JУ

ıg n.

)e

ıd 1)

it

To drive a LED, there are two methods.

Method 1)

Connect the cathode of LED to ground. Connect the anode of LED to port pin of 8051, through a resistor as shown in Fig. 2.1.1.

This method requires 8051 to source a huge amount of current required by the LED i.e. around 20 mA. But 8051 is not capable of sourcing a current more than 2 mA. This will make the LED glow very dim.



Fig. 2.1.1 : LED driven by 8051 port pin (Method 1) Method 2)

Connect the anode of LED to V_{CC} through resistor. Connect the cathode of LED to the port pin of 8051 as shown in the Fig. 2.1.2.

This method requires 8051 to sink a huge current required by LED i.e. 20 mA. 8051 can sink huge currents and hence it makes LED glow brighter. Hence we will always use method 2, to interface LED.

Note: Source current is current to be sourced i.e. given or provided Sink current is the current to be sinked i.e. connected to ground or given a path to ground. Every microcontroller has a better current sinking capability than its current sourcing capability. The LED displays are available in two common formats : seven segment display and 5 by 7 dot matrix displays.



Fig. 2.1.2 : LED driven by 8051 port pin (Method 2) Ex. 2.1.1

Port 1 of 8051 is to be connected to two on-off switches and two LEDs. It is required to sense the status of the switches and indicate it through the LEDs.

Write a program to achieve this task and give the essential interfacing details.

Soln. :



Fig. P. 2.1.1

P1.0 and P1.1 lines are used to connect the LEDs, while the P1.2 and P1.3 lines of Port 1 are used to connect the switches.

The status of the switches is sensed by the instruction BIT TEST instruction. The LEDs are driven by the instruction BIT SET.

2-2

IO Port Interfacing - I

c 5 F

> A S

 \mathbf{S}

 \mathbf{S}

 \mathbf{S}

 \mathbf{S}

s s

B

S

 \mathbf{S}

S

 \mathbf{S}_1

R

1)

Program		
Label	Instruction	Comments
	MOV P1, #0CH	Initialize P1.2 and P1.3 lines as input and switch off the LEDS.
BACK:	JNB P1.2, L1	If bit is set, glow LED1
	CLR P1.0	
	SJMP over	
L1:	SETB P1.0	
over:	JNB P1.3,L2	If bit is set, glow LED2
	CLR P1.1	
	SJMP BACK	Keep polling
L2:	SETB P1.1	
	SJMP BACK	Keep polling

Ex. 2.1.2 Lab Assignment

Write an assembly language program to interface an LED to pin P1.0 and flash it after every 1 ms. Assume XTAL = 11.0592 MHz.

Soin. :

$$XTAL = 11.0592 MHz$$

:. Timer clock frequency = $\frac{11.0592 \text{ MHz}}{12}$

= 921.6 KHz

 \therefore Timer for 1 machine cycle = $\frac{1}{921.6 \text{ KHz}}$

 $= 1.085 \, \mu sec.$

Delay period = 1 msec.

Let us determine count to get a delay of 250 $\mu sec.$

 \therefore we need $\frac{250 \,\mu\text{s}}{1.085 \,\mu\text{sec}} = 230 \,\text{clocks}$

:. Count = 65536 - 230 = 65306 = FF1AH

TH = FFH, TL = 1AH

To get a delay of 1 msec, the delay loop of $250 \,\mu s$ is executed for 4 times.

Delay routine

Label	Instruction	Comments
Delay :	MOV R0, #04 H	Initialize counter to 4
	MOV TL0, #1A H	Load TL0
	MOV TH0, #FFH	Load TH0
	SETB TRO	Start-timer 0
L2:	JNB TF0, L2	Remain until timer rolls over
	CLR TR0	Stop timer 0
	CLR TF0	Clear timer 0 flag
	DJNZ R0, L1	Decrement R0 and if R0 \neq 0 repeat
	RET	

Label	Instruction	Comments
	MOV TMOD, #01 H	Timer 0, mode 1
HERE :	CPL P1.0	Toggle 1.0
	ACALL DELAY	Wait for 1 msec.
	SJMP HERE	

Bate

Ex. 2.1.3

Main program

Design a 8051 based system to blink a LED at a frequency of 1Hz using interrupts. Also write the corresponding assembly program.





Fig. P. 2.1.3 : Interface diagram

Program

Since we want LED to be blinking at a frequency of 1Hz, we need to basically provide a square wave of frequency of 1Hz to it. i.e. 500 msec on time and 500 msec off time.

We need a delay of 500 msec as seen from the Fig. P. 2.1.3(a). The output should be logic '1' for 500 msec and should to logic '0' for 500 msec.



1 machine cycle = $1.085 \ \mu sec.$

: for delay of 500 msec, no of machine cycles

 $\frac{500 \text{ msec}}{1.085 \text{ } \mu \text{sec}} \cong (460829)_{10} = (7081\text{D})_{16}$

But the 16 bit timer of 8051 can have a maximum of 16 bit count i.e. $(FFFF)_{16}$

2)

2-3

IO Port Interfacing - I

Hence we will design a system with 50 msec	Timer 1	Timer 0
delay and execute it 10 times to get a delay of		5 D4 D3 D2 D1 D0
500 msec.		1 M0 - M1 M0
For delay of 50 msec no of machine cycle	GATE C/T	GATE C/T III HIS
$=\frac{50 \text{ msec}}{1.085 \mu\text{sec}} \cong (46083)_{16} = (B403)_{16}$		
: Counter is to be initialized as $(FFFF)_{16} - (B403)_{16}$		
$=(4BFC)_{16}$	0	1
	. TMOD	= 0x01
Algorithm	3) Count value	$= (4BFC)_{16}$
A) Main Program	\therefore TL0 = 0xF	C and THO = $0x4B$
Step I : Initialize the count to 10, for calling	Assembly Program	
getting a 500 msec delay	TIMP Stort	
Step II : Set P1.5 pin to logic 1	org 000BH	//ISB for timer 0
Step III : Enable timer 0 and global interrupts	MOV A.R5	
Step IV : Initialize TMOD for timer 0 in timer	CJNE A,#00,Next	//If 10 times 50msec delays
mode 1		over toggle P1.5 pin and
Step V : Load TLO and THO with the count	CDL D1 C	reinitialize count to 10.
calculated	MOV R5 #04H	
Step VI : Set IKU bit to run timer U	Next:	
Step VII : Do nothing. Wait for interrupt.	CLR TRO	//Clear Timer 0 run bit.
B) Timer 0 ISR	MOV TLO,#0FCH	//Load the count for a delay of
Step I : If count has become 0, toggle P1.5 pin		50msec in TL0 and TH0.
and reinitialize count to 10.	MOV TH0,#4BH	We all the or a
Step II : Stop timer 0 (i.e. TR0 = 0) and reload	CLR TEO	//Set the Timer O in run mode.
Stop III . Set TDO to restant times and clean	DEC B5	//Decrement the variable count
timer 0 overflow flag.	1	// after every 50msec.
Step IV : Decrement the count	RETI	
	org 1000H	
Registers value	Start:	
1) Interrupt Enable (IE) Register	SETR PL 5	//Set P1 5 pin to logic 1
\rightarrow To enable global interrupt and Timer 1	MOV IE.#82H	//Enable Timer 0 interrupt and
D7 D6 D5 D4 D3 D2 D1 D0		// global interrupt.
$\begin{bmatrix} \mathbf{F}\mathbf{A} \\ \mathbf{F}\mathbf{A} \end{bmatrix} = \begin{bmatrix} \mathbf{F}\mathbf{S} \\ \mathbf{F}\mathbf{T}\mathbf{I} \\ \mathbf{F}\mathbf{X} \end{bmatrix} \begin{bmatrix} \mathbf{F}\mathbf{T}0 \\ \mathbf{F}\mathbf{X} \end{bmatrix}$	MOV TMOD,#01H	//Initialize timer 0 as timer and
	MOUTHO APH	in mode 1.
	MUY INU, 4DH	// the TL1 and TH1 registers.
8 Y	MOV TLO, OFCH	C. The second
\therefore IE = 0x82	SETB TRO	//Set Timer 0 in run mode.
2) Timer Mode (TMOD) Register	here: SJMP here	//Do nothing loop. Wait
\rightarrow To initialize Timer / Counter 0 as timer		// tor interrupts.
\rightarrow To initialize Timer 0 in mode 1	eno	
	Output: The Fig.	P. 2.1.3(b) shows the output of the
	above program.	

וcy ing

> / Ко С

a a :C

e r



2-4

Fig. P. 2.1.3(b) : Output

2.2 Interfacing DIP Switches

- Generally a group of DIP switches comprises four or eight switches. An input port with eight pins e.g. : port 0, port 1, port 2 uses eight DIP switches.
- Fig. 2.2.1 shows the interfacing of DIP switches to 8051 microcontroller.



Fig. 2.2.1 : Interfacing 8 DIP switches to port 0 of 8051

2.3 Interfacing Push Button Switches to 8051

- Fig. 2.3.1(a) shows a single push button switch connected to P1.3 of microcontroller 8051. If key is not pressed, there is no connection between the points A and B. The port P1.3 pin is read as input high. This is because the 8051 ports P1, P2 and P3 have internal pull up registers.

IO Port Interfacing - I



Fig. 2.3.1 : Interfacing push button switch to 8051

- If push button K is not pressed, P1.3 is read as logic 1.
- However if K is pressed the points A and B are shorted, connecting P1.3 pin to GND. Thus, by reading the status of port pin P1.3 we can determine whether the push button is pressed or not. If K is pressed (P1.3 = 0) and if not pressed (P1.3 = 1).
- The push button can also be connected as shown in Fig. 2.3.1(b) such that one line is the input line (Return line) and the other is output line (scan line). Let P1.0 be scan line and P2.0 is

Q tra ma wł

ge

2

2.

pe

th

 \mathbf{sw}

ide

ap

2

E

L

V tl

S

the return line, that provides the status whether key is pressed or not. Whenever key K is to be checked P1.0 is grounded. If P2.0 = 0, key is not pressed and if P2.0 = 1 key is pressed. This method is useful when P1.0 = 1 then P2.0 = 1 for both conditions i.e. for matrix keyboard.

The push button can also be connected to port 0 as shown in Fig. 2.3.1(c). Port 0 is an open drain port. Hence, we connect an external 10 K Ω resistor at point B.

Ex. 2.3.1

A switch is connected to pin P2.0 and an LED to pin P2.4. Write a program to get the status of the switch and send it to the LED.

Soln. : Program :

Label	Instruction	Comments	
	SETB P2.0	P2.0 = input	
L1:	MOV C, P2.0	Read the status of switch into CF	
:	MOV P2.4, C	Send the switch status to LED	
	SJMP L1	Keep repeating	
	• +V _{CC}	0 +5 V ξ1 kΩ	

Fig. P. 2.3.1

8051

P2.

Syllabus Topic : Interfacing of Keypad >

2.4 Interfacing of Keypad

2.4.1 Keyboard/Keypad

No.

Keyboard is a human oriented input peripheral. It is used to input data or program into the microcomputer. It consists of push button type switches. When a key is pressed, the microcontroller identifies key depression and then performs appropriate operation.

2.4.2 Key Switch Mechanism

Q. What is key debounce ?

The aim of this mechanism is to generate and transmit a code each time a key is pressed. The mechanism should send one and only proper code, when the key is pressed. Fig. 2.4.1 shows the general operation of a keyboard.



Fig. 2.4.1 : General operation of a keyboard

The input keyboard is composed of a set of labelled push button switches. Each switch makes electrical contact when pressed. The nature of the contact should be reliable, have long life and feel right.

In case of a push button key, the metal contact bounces few times, hence the voltage across the switch fluctuates and generates spikes in the signal. Therefore, it is necessary to debounce the mechanical switches. The key debouncing is done through hardware and software. Fig. 2.4.2 shows the bouncing of key switch.



Fig. 2.4.2 : Bouncing of key switch

2.4.3 Hardware Key Debouncing

Q. Explain hardware key debounce technique.

It is implemented by using flip-flop or latch. Fig. 2.4.3 shows a circuit diagram of hardware key debouncing.

When the switch is connected to A, the output of the latch goes high. When the key makes contact with B, the output changes from logic 1 to logic 0. The wiper bounces many times on contact B, but the output does not fluctuate between logic 1 and logic 0. When the wiper is not connected either to A or B, the output of the latch remains constant.



Fig. 2.4.3 : Hardware key debouncing

2.4.4 Software Key Debouncing

Q. Explain software key debounce technique.

In the software technique the microcontroller waits for 20 ms before it accepts the key as an input.

If after 20 ms the key is pressed the key is accepted by microcontroller.

The process of software key debouncing is as shown in Fig. 2.4.4.



2.4.5 Keyboard Interface Circuit

The keyboard is interfaced with microcontroller through input ports. The keyboard consists of mechanical switches. These switches are arranged in non-matrix or matrix form.

2.4.5(A) Non-matrix Type Keyboard

In non-matrix type keyboard, the key closure is identified by reading the port data, but it requires many port lines. The number of I/O lines is equal to number of keys. Fig. 2.4.5 shows the interfacing of octal non-matrix type keyboard.



Fig. 2.4.5 : Non matrix type keyboard

To identify the key value the following three functions should be performed :

- (1) Identifying a key closure.
- (2) Debouncing the key.
- (3) Encoding the key to an appropriate code like hexadecimal.

The above three functions can be performed through hardware as well as software. As an example we will see hardware technique for identification of key closure. The interfacing is as shown in Fig. 2.4.6.



Fig. 2.4.6 : Hardware technique of identification When all keys are open, the output of NAND

gate (\overline{STB}) goes low. When one of the keys is pressed, the output of NAND gate (\overline{STB}) goes high. The \overline{STB} is used to identify that the key is pressed. This \overline{STB} signal can be used to interrupt the microcontroller.

2.4.5(B) Matrix Keyboard Interface

In a simple keyboard interface one input line is required to interface one key and this increases the number of keys. When a large number of keys are to be interfaced, this technique is not useful. Matrix method is used in such cases, so that the number of connections are reduced.

Fig. 2.4.7 shows 16 keys arranged in 4 rows and 4 columns. No connections is there, when the keys are open. If a key is pressed then there is connection between corresponding rows and columns. Such a matrix requires eight lines to complete the connections.





1

r

З

ŀ

ŀ

r

а

р

а

i)

ii

ii



Fig. 2.4.8 : Matrix keyboard connections

If non matrix type connection is used then 16 lines will be required. So using method reduces the number of connections.

Fig. 2.4.8 shows the interfacing of a matrix keyboard, it requires two ports : an input port and an output port. The columns are referred to as scan lines and rows are referred to as return lines.

When a key is pressed, the corresponding row and column are connected i.e. they are shorted. If the output line of a row is high, then it makes the line of a column high and vice versa. The key is recognized by data which is sent on the output port and the input code that is received from the input port. The steps required to identify the pressed key are,

- i) To identify if any key is pressed or not.
 - (a) All the column lines are made zero by sending low on all the output lines. i.e. all the keys in the keyboard matrix are activated.
 - (b) Read the status of rows i.e. return lines. If the status of all lines is logic high, the key is not pressed. Otherwise if the status of all lines is logic low, the key is pressed.
- ii) Debouncing the key. (Using software debouncing as explained earlier)
- iii) Identifying the pressed key.
 - (a) Activate the keys from one column by making one column line zero.
 - (b) Read the status of return lines. The zero on any return line indicates that key is pressed.

(c) Activate the keys from next column and repeat steps (b) and (c) for all the columns.

Ex. 2.4.1

Interface a simple keyboard to microcontroller 8051.

Soin. :

Fig. P. 2.4.1 shows how a simple keyboard is interfaced to microcontroller 8051.

As shown in Fig. P. 2.4.1 eight keys are connected to port 1 pins. Each port pin gives the status of key that is connected to that pin.

If a pin shows logic 1 then the key is open otherwise the key is closed.



Ex. 2.4.2

A 4×4 matrix keyboard is connected to two ports of 8051 microcontroller. Draw the flowchart for determining which key is pressed and obtain scan code from look-up table.

Soln. : Fig. P. 2.4.2 shows how a 4×4 matrix keyboard is connected to microcontroller 8051. The 4×4 matrix keyboard is connected to ports P0 and P1 of 8051. P1.0 to P1.3 are used as scan lines and P0.0 to P0.3 are used as return lines.

IO Port Interfacing - I

. .



Fig. P. 2.4.2 : Interfacing 4 × 4 matrix keyboard to 8051

Progra	am		Lab	Instruction	Comments
Label	Instruction	Comments] .	CJNE A, #00001111B, ROW_0	Read row 0, find the column
		Make P1 an input port	11) · ·	MOV P0, #11111101B	Ground row1
11.		Ground all the roug		MOV A, P1	Read all columns
LI .		Ground all the rows		ANL-A, #00001111B	Mask unused bits
	MOV A, P1	keys are open	1	CJNE A, #00001111B, ROW_1	Key row 1, find the column
1	ANL A, #00001111B	Mask unused bits		MOV P0, #11111011B	Ground row 2
-	CJNE A, #00001111B, L1	Check till all keys are released		MOV A, P1	Read all columns
L2:	ACALL DELAY	Call 20 ms delay		ANL A, #00001111B	Mask unused bits
	MOV A, P1	See if any key is pressed	111	CJNE A, #00001111B, ROW_2	Key row 2, find the column
	ANL A, #00001111B	Mask unused bits	111	MOV P0, #11110111B	Ground row 3
	CJNE A, #00001111B, L3	Key pressed await closure		MOV A, P1	Read all columns
	SJMP L2	Check if key is pressed		ANL A, #00001111B	Mask unused bits
L3:	ACALL DELAY	Wait for 20 ms debounce time	111	CJNE A, #00001111B, ROW_3	Key row 3, find the column
	MOV A, P1	Check key closure		LJMP L2	If none, false input, repeat.
	ANL-A, #00001111B	Mask unused bits	ROW	0 MOV DPTR, #KEYCODE0	Set DPTR = start of row 0
	CJNE A. #00001111B, L4	Key pressed, find row		SJMP FIND	Find column, key belongs to
	SJMP L2	If none, keep polling	ROW	1 MOV DPTR, #KEYCODE1	Set DPTR = start of row 1
L4:	MOV P0, #1111110B	Ground row 0		SJMP FIND	Find column, key belongs to
	MOV A, P1	Read all columns	ROW	2 MOV DPTR, #KEYCODE2	Set DPTR = start of row 2
	ANL A. #0000111118	Mask unused bits		SJMP FIND	Find column, key belongs to

ROW_3

MOV DPTR, #KEYCODE3

Set DPTR = start of row 3

Fig

Ē

Е С р **S**

k

4 P au

2-9

IO Port Interfacing - I

Label	Instruction	Comments
	SJMP FIND	Find column, key belongs to
FIND :	RRC A	See if CY bit is 0
	JNC MATCH	If zero, get ASCII code
	INC DPTR	Point to next column address
	SJMP FIND	Keep searching
MATCH:	CLR A	Set A = 0 (Match is found)
	MOVC A, @A + DPTR	Get ASCII code from table
	MOV P2, A	Display pressed key
	LJMP L1	

ASCII Look up table for each row

	ORG 0300H					
KEYCODE0	DB	ʻ0'	'1'	'2'	'3'	ROW 0
KEYCODE1	DB	'4'	· '5'	'6'	'7'	ROW 1
KEYCODE2	DB	'8'	'9'	'A'	'B'	ROW 2
KEYCODE3	DB	'C'	'D'	"Ε'	'F'	ROW 3
END						

Ex. 2.4.3

Explain how microcontroller can be interfaced with keyboard. Draw flowchart for reading the code of key that has been pressed.

Soln. :

Fig. P. 2.4.3 shows how a 4×8 matrix keyboard is connected to microcontroller 8051. The 4×8 matrix keyboard is connected to port P0 and P1 of 8051. The P1.0 to P1.3 are used as scan lines and P0.0 to P0.7 are used as return lines.



Fig. P. 2.4.3 : Interfacing 4×8 matrix keyboard to 8051

Program						
Label	Instruction	Comments				
-	MOV P1, #0FFH	Make P1 an input port				
L1:	MOV P0, #00H	Ground all the rows				
	MOV A, P1	Read all columns.				
		Ensure all keys are				
		open				
	ANL A, #00001111B	Mask unused bits				
	CJNE A, #00001111B, L1	Check till all keys are				
		released				
L2:	ACALL DELAY	Call 20 ms delay				
	MOV A, P1	See if any key is				
		· pressed				
	ANL A, #00001111B	Mask unused bits				
	CJNE A, #00001111B, L3	Key pressed await				
	· · · · · · · · · · · · · · · · · · ·	closure				
	SJMP L2	Check if key is				
		pressed .				
L3:	ACALL DELAY	Wait for 20 ms				
		debounce time				
	MOV A, P1	Check key closure	•			
	ANL A, #00001111B	Mask unused bits				
•	CJNE A, #00001111B, L4	Key pressed, find row				
	SJMP L2	If none, keep polling	• [
L4 :	MOV P0, #11111110B	Ground row 0				
	MOV A, P1	Read all columns	•			
	ANL A, #00001111B	Mask unused bits				
2	CJNE A, #00001111B, ROW 0	Read row 0, find the				
		column				
	MOV P0, #11111101B	Ground row1				
	MOV A, P1	Read all columns				
	ANL A, #00001111B	Mask unused bits				
	CJNE A, #00001111B, ROW 1	Key row 1, find the				
-		column				
	MOV P0, #11111011B	Ground row 2				
à	MOV A, P1	Read all columns				
	ANL A, #00001111B	Mask unused bits				
•	CJNE A, #00001111B. ROW 2	Key row 2, find the				
		column				
	MOV P0, #11110111B	Ground row 3	• .			
	MOV A, P1	Read all columns				
	ANL A. #00001111B	Mask unused bits				
	CJNE A. #00001111B. BOW 3	Key row 3, find the				
		column				
	MOV P0, #11101111B	Ground row 4				
	MOV A P1	Read all columns				
	ANI A: #00001111B	Mask unused hits				
	CINE A #00001111B BOW 4	Key row A find the	·			
	1 0 0 0 0 0 0 0 0 0	column				
	MOV P0 #11011111B	Ground row 5				
	MOV A PI	Beed columno				
		Maak upused bits				
-	ANLA, #UUUUIIID	Kou row E End the				
	CJINE A, #00001111B, HOW_5	ney row 5, rind the				
1 1 A		column				

IO Port Interfacing - I

느

	Labol	Instruction	Comments	9.1 M	ASCII L
1803	Lanei	MOV P0, #101111111B	Ground row 6		
		MOV A P1	Read all columns		KEYCODE0
+		ANI A #00001111B	Mask unused bits		KEYCODE1
		CJNE A, #00001111B, ROW_6	Key row 6, find the		KEYCODE2 KEYCODE3
F		MOV P0 #011111118	Ground row 7		KEYCODE4
┝		MOV A P1	Read all columns		KEYCODE5
		ANI A #00001111B	Mask unused bits		KEYCODE6
		CINE A #00001111B BOW 7	Key row 7, find the	11	KEYCODE7
	-		column		END
		LJMP L2	If none, false input, repeat.		Flowchart : R
	ROW_0	MOV DPTR, #KEYCODE0	Set DP1R = start of row 0		•
		SJMP FIND	Find column, key belongs to		. Г
	ROW_1	MOV DPTR, #KEYCODE1	Set DPTR = start of row 1		
		SJMP FIND	Find column, key belongs to		-
	ROW_2	MOV DPTR, #KEYCODE2	Set DPTR = start of row 2		·
	-	SJMP FIND	Find column, key belongs to		
	ROW_3	MOV DPTR, #KEYCODE3	Set DPTR = start of row 3		
		SJMP FIND	Find column, key belongs to		
	ROW_4	MOV DPTR, #KEYCODE4	Set DPTR = start of row 4		
		SJMP FIND	Find column, key belongs to		
	ROW_5	MOV DPTR, #KEYCODE5	Set DPTR = start of row 5		
		SJMP FIND	Find column, key belongs to	ł	. L
	ROW_6	MOV DPTR, #KEYCODE6	Set DPTR = start of row 6	.	
		SJMP FIND	Find column, key belongs to		
	ROW_7	MOV DPTR, #KEYCODE7	Set DPTR = start of row 7		
	FIND:	RRC A	See if CY bit is 0		
		JNC MATCH	If zero, get ASCII code		
		INC DPTR	Point to next column address		•
		SJMP FIND	Keep searching		
	MATCH:	CLR A	Set A = 0 (Match is found)		
		MOVC A, @A + DPTR	Get ASCII code from table		
		MOV P2, A	Display pressed key		
		LIMP L1			

100 C C C C C C C C C C C C C C C C C C	1225 Late 24						
ASCII Look up table for each row							
	ORG 0300H						
KEYCODE0	DB	' 0'	''I'	'2'	'3'	ROW 0	
KEYCODE1	DB	'4'	'5'	<i>'</i> 6'	'7'	ROW 1	
KEYCODE2	DB	'8'	' 9'	'A'	'B'	ROW 2	
KEYCODE3	D8	· 'C'	'D'	'E'	'F'	ROW 3	
KEYCODE4	DB	'10'	'11'	'12'	'13'	ROW 4	
KEYCODE5	DB	'14'	ʻ15'	'16'	'17'	ROW 5	
KEYCODE6	DB	'18'	'19'	'1A'	ʻ18'	ROW 6	
KEYCODE7	DB	'1C'	'1D'	'1E'	<u>'</u> 1F'	ROW 7	
END					ì		

efer Flowchart 1.



2.5 Interfacing of Seven Segment Display Device (SSD)

- As shown in the Fig. 2.5.1 the seven segment display uses seven LEDs to make any digit. If all the LEDs are on, it shows the digit 8. There are two types SSDs available.
- (i) Common cathode i.e. the cathode of all the LEDs are given as a common pin. In this case the anode is connected to the port pins. As already discussed in the section for LEDs, this method requires port pins to source large current. But 8051 cannot source current beyond 2 mA.



Fig. 2.5.1 : Structure of Seven Segment Display (SSD)
(ii) Common anode i.e. the anode of all the LEDs are given as a common pin. In this case the cathode is connected to the port pins. Hence port pins have to sink current of 20 mA.

Hence we use common anode SSD, and connect it to 8051 as shown in Fig. 2.5.2.



Fig. 2.5.2 : Interfacing common anode SSD to 8051

The seven segments are labelled a to g and dp represents decimal point. By forward biasing different LED segments we can display the digits 0 through 9. The Table 2.5.1 illustrates the binary and hexadecimal data given to the pins of SSD, to display different digits. A pin should be given logic '0', to switch on the corresponding LED.

|--|

Digit	a	b	C	d	e	1	g	dp	Hexadecimal form
0	Ö	0	0	0	0	0	1	1	0x03
1	1	0	0	1	1	1	1	1	0x9F
2	0	0	1	.0	0	1	0	1	0x25
3	0	0	0	0	1	1	0	1	0x0D
4	1	0	0	1	1	0	0	_1	0x99
5	0	1	0	0	1	0	0	1	0x49
.6	0	1	0	0	0	0	0	1	0x41
7	0	0	0	1	·1	1	1	1	0x1F
8	0	0	0	0	0	0	0	1	0x01
9	0	0	0	0	1	0	0	1	0x09
A ·	0	0	0	1	0	0	0	1	0x11
Β	1.	1	0	0	0	0	0	1	0xC1
C	0	1	1	0	0	. 0	1	1	0x63
. D	1	0	0	0	0	1	0	1 -	0x85
Ē	0	1	1	0	0	0	0	1	0x61
F	0	1	1.	1	0	0	0	1	0x71

Syllabus Topic : Interfacing of 7-segment Multiplexed Display

2.6 Interfacing of 7-segment Multiplexed Display

To drive multiple seven segment displays, it is difficult to spare separate port for each SSD. For example to interface 4 SSDs we will require 4 ports j.e. all the ports of 8051 will be used. In this case, no other device can be interfaced to 8051. Hence we multiplex the SSDs, as shown in the Fig. 2.6.1.

Now to control these SSDs we utilize one of the characteristic of human eye i.e. persistence of yision. We will give the data for the first SSD (i.e. thousands place) and enable its CA (Common Anode) pin, keeping the CA pin of remaining SSDs disabled. A PNP transistor is connected to each of the CA pin. Hence, when we provide a OV (i.e. logic '0') to the base of the transistor it will be 'ON' and the corresponding SSD will be selected. For e.g. when we give P2 = 0x07, the first SSD is enabled, while others are disabled. Similarly we will give the data on P1 pins for second SSD and enable its CA pin, keeping the CA pin of others disabled. This can be achieved by giving 0x0B on P2. Similarly for third and fourth SSD.

This entire procedure will be repeated continuously after every 1/50th of a second (i.e. every 20 msec), so that human eye feels all the SSDs to be displaying continuously.

IO Port Interfacing - I



Fig. 2.6.1 : Interfacing 7 segment multiplexed display

Fig. P. 2.6.1

Mark States and Stat

Ex. 2.6.1 Lab Assignment

Write a program to display message on an 8 bit 7 segment LED display that is interfaced through Port 1 and Port 3 of 8051. **Soln.**: Fig. P. 2.6.1 shows a multiplexed 8 digit 7 segment LED display connected in 8051 system using Port 1 and Port 3. Both the ports are used as output ports. Transistors are used to drive LED segments.



Label	Instruction	Comments
•	MOV R0, #08 H	Initialize counter for 8 digits
	MOV R1, #7FH	Load the select pattern
	MOV DPTR, #3000H	Load starting address of message to be displayed
L1:	MOV P3, R1	Select digit
	MOVX A,@DPTR	Get send
	MOV P1, A	Send data to Port A for display
	LCALL DELAY	Wait sometime
	MOV A;R1	Adjust select in pattern
	RR A	
	MOV R1, A	
	INC DPTR	Increment message pointer
	DJNZ R0, L1	
	RET	

Subroutine to display message :

Syllabus Topic : Interfacing of LCD

2.7 Interfacing of Liquid Crystal Display (LCD)

- LCD displays are widely used because of its low current consumption as compared to SSD. Also that LCD can be used to display any character as it uses a 5×7 dot matrix to display.
 - For e.g. to display '1' of LCD as shown in Fig. 2.7.1.
 - An LCD allows the user to output a specific message making the application more user friendly and attractive.
- LCDs are invaluable for displaying status messages and information while a program is being debug.
- The LCDs generally use a common controller chip, Hitachi 44780 and common connector interface. Due to these factors. the alphanumeric LCDs range in size from 8 characters to 80 characters. All the characters are interchangeable without any hardware or software changes. They are arranged in 40 by 2 or 20 by 4 or 10 by 2 or 20 by 1 or 20 by 2. The first figure represents the number of characters in each line and second figure represents the number of lines the display has.



Fig. 2.7.1 : Displaying 1 on LCD display of a 5×7 dot matrix

A typical 16 by 2 (i.e. 16 characters and 2 such lines) LCD looks as shown in Fig. 2.7.2.



Fig. 2.7.2 : Structures of 16 × 2 LCD

2.7.1 LCD Pin Description

 Explain the functions of following pins of LCD : i) RS ii) E iii) R/W iv) D0-D7 	
	1.12

Some LCD have their pins on left or on bottom. The functions of the pins of LCD are listed in the Table 2.7.1.

Pins	Symbol	Functions
11/	V _{ss}	Ground
2	V_{dd} (or V_{cc})	+ 5 V supply
3	V _{EE}	Power supply to control contrast
4	. RS	Should be '0' for instruction and '1' for data.
5	R/W	Should be '0' to write and '1' to read
6	E	Enable display logic
7	D0	Data bus bit 0
8	D1 -	Data bus bit 1
9	D2	Data bus bit 2
10.	D3	Data bus bit 3
11	D4	Data bus bit 4
12	D5	Data bus bit 5
13	D6	Data bus bit 6
14	D7	Data bus bit 7 (Also used as busy pin)

Table 2.7.1 : Pin description of LCD

2.7

2

2.
2.7.1(A) RS : Registers Select

- There are two registers of LCD viz. Instruction command code register and data register. The RS pin is used to select one of these registers.
- If RS = 0 the instruction command code register is selected and if RS = 1 the data register is selected, allowing user to send data to be displayed on the LCD.

2.7.1(B) R/W : Read/Write

- R/W pin is used to read or write to LCD.
- If $R/\overline{W} = 0$ the user can write information to the
 - LCD and if $R/\overline{W} = 1$ the user can read information.

2.7.1(C) Enable : E (It can also be denoted by EN)

- The enable pin E, is used to latch the data into the data or command register. When data is supplied, a high-to-low (negative edge) is required for LCD to latch the data.

2.7.1(D) D0 - D7 or DB0 - DB7

- The data pins D0 D7 are used to send information to the LCD or read the contents of LCD internal registers.
- To display letters and numbers we send ASCII codes for letters A Z, a z and numbers 0 9 while making RS = 1.
- The ASCII code that is to be displayed is of 8 bits. It is send to the LCD in either nibbles or bytes i.e. 4 or 8 bits at a time.
- The two primary modes of operation to send parallel data are 4 or 8 bits.
- If four bit mode is used two nibbles of data are sent to do an 8 bit transfer. The "E" clock is used to initiate the data transfer. Atleast 6 I/O pins must be available for 4 bit mode.
- In 8 bit mode atleast 10 I/O pins must be used. This mode is used when application needs speed.

2.7.1(E) V_{CC} , V_{SS} and V_{EE}

 V_{CC} – Provides +5V supply

Vss – Ground

 V_{EE} is used for controlling LCD contrast.

2.7.2 Cursor Addresses for LCDs

Table 2.7.2 gives the cursor addresses for common types of LCDs.

Table 2.7.2 : Cursor addresses for some LCDs

16 × 2 LCD	80	81	82	83	84	85	86	through	8F
	CO	C1	C2	C3	C4	C5	C6	through	CF
20 × 1 LCD	80	81	82	83	through	93			
20 × 2 LCD	80	81	82	83	through	93			
	CO	C1	C2	C3	through	D3			
20 × 4 LCD	80	81	82	83	through	93			
	.C0	C:	C2	C3	through	D3 -			
	94	95	96	97	through	A7			
	D4	D5	D6	D7	through	E7			
40 × 2 LCD	80	81	82	83	through	A7			
	C0	C1	C2	- C3	through	E 7			-
All data is in hex.									

2.7.3 LCD Command Codes

Q. List the LCD module commands.

- The list of commands that can be given to the LCD are as listed in the Table 2.7.3.

Table 2.7.3 : LCD commands

Hex command	Function
0x01	Clear display
0x02	Return cursor to home
0x04	Decrement cursor (i.e. shift cursor left)
,0x06	Increment cursor (i.e. shift cursor right)
0x05	Shift display right
0x07	Shift display left
0x08	Display off, cursor off
0x0A	Display off, cursor on
0x0C	Display on, cursor off
0x0E	Display on, cursor on
0x0F	Display on, cursor on and blinking
0x10	Move cursor one position left
0x14	Move cursor one position right
0x18	Shift entire display left
0x1C	Shift entire display right
0x80	Move cursor to beginning of 1st line
0xC0	Move cursor to beginning of 2 nd line
0x38	Initialize 2 line display of 5×7 matrix

The command codes can be used to display or force the cursor to home position or blink cursor. Table 2.7.4 shows the command codes.

IO Port Interfacing - I

					Tabl	e 2.7.4	: Cor	nman	d code	es	
Commands	RS	R/W	DB ₇	DBs	DB ₅	DB4	DB ₃	DB ₂	DB1	DBo	Description
Clear display	0	0	0	0 .	0	0	0	0	0	- 1	It clears the entire display and sets display data RAM to address 0.
Return Home	0	0	0	0	0	0	0	0	1	-	It sets the display data RAM address to 0 It returns the cursor to home position. The display data RAM contents remain unchanged.
Entry Mode Set	0 1/D = 1/D = S = 1	0 1 increm 0 decre accomp	0 nent ment anies dis	0 play shifi	0	0	0	· 1	1/D	S	It sets the direction for moving the cursor and specifies the shift of display. These operations are done during data read and data write.
Display on/off control	0	0	0	0	0	0	1	D	С	В	It sets the entire display on/off, cursor on/off (0) and blink of cursor position character B
Cursor or Display shift	0 S/C = S/C = R/L = R/L =	0 = 1 displa = 0 curso = 1 shift to = 0 shift to	0 ry shift r move the righ the left	0 t	0	1	S/C	R/L	-	-	It moves cursor and display shifts without changing display data RAM contents.
Function Set	0 DL = DL = N = 1 N = 0	0 1, 8 bits 0, 4 bits 2 lines 1 line	0	0 F = 0 F = 1	1 : 5 × 7 dot : 5 × 10 do	DL is ots	N	F			It sets interface data length (DL), number of data lines (L) and character font (F)
Set CG RAM address (character generator RAM)	0 (ACG	0 : CG R/	0 AM addre	1 ss)	ACG						Sets the character generator RAM address. The character generator RAM data is sent and received once this setting is done
Set DD RAM address (display data RAM)	0 (ADD	0 : DD RA	l M addre	ADD ss)	-		-		1		Sets the display data RAM address. The display data RAM data is sent and received after this setting is done
Read Busy Flag and Address	0 AC: BF= BF=	1 address 0 can ac 1 busy in	BF s counter cept com i internal	AC for CG a mand or operation	and DD RA instruction	AM addro	ess			,	Reads busy flag indicating if internal operation is being done and reads address counter contents
Write data to CG or DD RAM	1	0	write	data			. ,	(Writes data to CG or DD RAM
Read data from CG or DD RAM	1	1	read	data				· ·			Reads data from CG or DD RAM

- In order to display a message on the LCD module we need to initialize the LCD. The LCD is initialized by writing command codes in the command register.
- Initialization comprises of command codes for clearing \mathbf{the} display, shifting cursor automatically after writing a character, returning cursor home etc.
- After the initialization we can write data to the DD RAM or the CG RAM by issuing correct
 - command and asserting the R/\overline{W} signal low and RS signal high. The data is sent on the Port and a high to low pulse is applied on the E pin. The

DD RAM stores the characters in their ASCII code. The CG RAM stores the character in its internally generated character code.

Before sending the command or data it is essential to check busy flag i.e. whether the LCD is ready or not.

2.7.4 Initialization of LCD

The following algorithm is required to initialize and write data to LCD :

- Wait 1 second after power up for display to stabilize.
- Initialize the LCD by giving the instruction 0x38 to the command subroutine.

Rea

Сс

Dat

Microcontrollers (SPPU-E&TC) 2	-17 IO Port Interfacing -
 Wait for 5 msec. Issue the command 0x0F to command subroutine for display on, cursor on and cursor blinking. Wait for 5 msec. Issue the command 0x01 for clearing display to command subroutine. Wait for 5 msec. Issue the command 0x06 for making LCD in increment mode i.e. cursor should increment after every character is written to command subroutine. Wait for 5 msec. Issue the command 0x80 (to command subroutine. Wait for 5 msec. Issue the command 0x80 (to command subroutine. Wait for 5 msec. Issue the command 0x80 (to command subroutine), to position the cursor at 1st line 1st character. Issue the data character one by one giving their ASCII values using data subroutine. Command subroutine Give the instruction to the port connected to data bus of the LCD. Make RS = '0', to indicate write. Make R/W = '0', to indicate write. Make E = '1' Wait for 120 µsec. Make E = '0' To give a high-to-low pulse on E pin so as to latch the command Return. 	 Make E = 0 Make E = 1 Check if busy pin = '0'. If it is '1', indicates LCD is busy, hence again make E = '0', then E = '1' and check busy pin. Repeat this until busy pin = '0'. Return. 2.7.5 Interfacing LCD Module with 8051 Q. Draw and explain interfacing diagram for 20 × 2 LCD module with 8051. List the LCD module command. Fig. 2.7.3 shows the interfacing of a 20 character × 2 line LCD module with 8051. As shown in Fig. 2.7.3 the data lines are connected to Port 1 of 8051. The control lines RS, R/W are driven by Port 3 pins P3.2, P3.3 and P3.4. The voltage at V_{EE} pin is adjusted by potentiometer to adjust the contrast of the LCD. Product Potentioneter V at the CD is pieve V and the contrast of the LCD.
 Check if LCD is ready by calling ready subroutine. Give the data to the port connected to the data bus of the LCD. 	Fig. 2.7.3 : Interfacing 20 character × 2 line LCD module with 8051 Ex. 2.7.1
 Make R/W = '0', to indicate data Make R/W = '0', to indicate write Make E = '1' Wait for 120 µsec. Make E = '0' Make E = '0' To give a high-to-low pulse on E pin so as to latch the data Return 	Interface 2 line, 16 character LCD display to 8051 / 8951 using only one port. Write assembly language program to display message 'HELLO' on line 2 of LCD. Soln.: Fig. P. 2.7.1 shows the interfacing of a 16 character × 2 line LCD module with the microcontroller 8051. The data lines are connected
 Meady subroutine Make the busy pin (i.e. data bus bit 7) = '1', to program the corresponding port pin of 8051 as input port. 	to Port 1 of 8051. The control lines RS, R/\overline{W} and E are driven by P3.2, P3.3 and P3.4. The voltage at V_{EE} pin is adjusted by potentiometer to adjust contrast of LCD.

Make RS = '0' to indicate instruction.

Make $R/\overline{W} = 1$, to indicate read.

ig · l

AM

rns AM

лd 91£

nd

ng

a s

_ II :s

is .e

0

0

1





Fig. P. 2.7.1 : Interfacing 16 × 2 LCD to 8051

Let us write assembly language program to display message "HELLO"

Program

Label	Instruction	Comments
	MOV 81 H, #30H	Initialize stack pointer
	MOV A, #3CH	Command code for 5×10 dots, DL = 8 bits, N = 2 lines
	LCALL COMMAND	
	MOV A, #0EH	Command for setting display cursor on
	LCALL COMMAND	
	MOV A, #01H	Command for clearing display
	LCALL COMMAND	
	MOV A, #06H	Shift cursor right
	LCALL COMMAND	
s.	MOV A, #COH	Cursor line 2, position 0
	LCALL COMMAND	
	MOV A, #'H'	Display Letter H
	LCALL DISPLAY	N. A.
	MOV A, #'E'	Display Letter E
, .	LCALL DISPLAY	
	MOV A, #'L'	Dispiay Letter L
	LCALL DISPLAY	
	MOV A, #'L'	Display Letter L
	LCALL DISPLAY	
	MOV A, #'O'	Display Letter O
	LCALL DISPLAY	•
HERE:	SJMP HERE	Loop here after displaying message

Command Routine

Instruction	Comments
LCALL READY	Check if LCD is ready
MOV P1, A	Issue command code
CLR P3.2	Make RS = 0 to issue command
CLR P3.3	Make R/W = 0 to enable writing
SETB P3.4	Make E = 1
CLR P3.4	Make E = 0
RET	Return

Display Routine

Instruction	Comments
LCALL READY	Check if LCD is ready
MOV P1, A	Give data
SETB P3.2	RS = 1 to get data
CLR P3.3	R/W = 0 to enable writing
SETB P3.4	E = 1
CLR P3.4	E = 0
RET	Return

Ready Routine

Label	Instruction	Comments
	CLR P3.4	Disable display
	CLR P3.2	RS = 0 inorder to access command register
	MOV P1, #0FFH	Configure P1 as input port
	SETB P3.3	R/W = 1 to enable writing
L1:	SETB P3.4	Make E = 1
/	JB P1.7, L1	Check D7 bit. If 1, LCD is busy wait till it becomes 0.
	CLR P3.4	Make E = 0 to disable display

Ex. 2.7.2 Lab Assignment

Write a program to display message "MICRO" using busy flag check method on line 1.

OR

Draw and explain interfacing diagram for 20 \times 2 LCD module. Write a program to display 'MICRO' message on LCD module.

Soln. :

Fig. P. 2.7.2 shows interfacing of 20×2 LCD module with LCD.

С

÷

2-19



Fig. P. 2.7.2 : Interfacing 8051 to LCD

Label	Instruction	Comments
	MOV A, #38H	Initialize LCD 2 lines, 5×7 matrix
	ACALL COMMAND	Issue command
	MOV A, #0EH	LCD on, cursor on
	ACALL COMMAND	Issue command
	MOV A, #01H	Clear LCD command
	ACALL COMMAND	Issue command
	MOV, #06H	Shift cursor right
	ACALL COMMAND	Issue command
	MOV A, #80H	Cursor : Line 1 position 0
	ACALL COMMAND	Issue command
	MOV A, #'M'	Display letter " M"
	ACALL DISPLAY	· · · .
	MOV A, #'I'	Display letter "I"
	ACALL DISPLAY	
	MOV A, #'C'	Display letter "C"
	ACALL DISPLAY	
<u>ч</u> .,	MOV A, #'R'	Display letter "R"
	ACALL DISPLAY	
	MOV A, #'O'	Display letter "O"
	ACALL DISPLAY	х. j
L1:	SJMP L1	

Command Routine

Label	Instruction	Comments
COMMAND :	ACALL READY	Is LCD = ready ?
	MOV P1, A	Issue command code
1999 - 1997 -	CLR P2.0	RS = 0 for command
	CLR P2.1	R/W = 0 to write to LCD
· ·	SETB P2.2	E = 1 for high-to-low pulse
	CALL DELAY	Wait for sometime
•	CLR P2.2	E = 0, latch in
	RET	

Display Routine

Label	Instruction	Comments
DISPLAY :	ACALL READY	Is LCD = ready
	MOV P1, A	Issue data
	SETB P2.0	RS = 1 for data
	CLR P2.1	R/W = 0 to write to LCD
	SETB P2.2	E = 1 for H to L pulse
	ACALL DELAY	Wait for sometime
	CLR P2.2	E = 0
· · · .	RET	

Ready Foutine

Label	Instruction	Comments
READY :	SETB P1.7	Make P1.7 input port
	CLR P2.0	RS = 0 access command register
	SETB P2.1	R/W = 1 read command register
// Read co	mmand register an	d busy flag check
BACK :	CLR P2.2	E = 0 for low to high pulse
	ACALL DELAY	Wait for sometime
	SETB P2.2	E = 1 for low to high pulse
	JB P1.7, BACK	Stay till busy flag = 0
	RET	-

Delay Routine

Label	Instruction	Comments
	MOV R3, #10	
-L1:	MOV R4, #250	
L2:	DJNZ R4, L2	
	DJNZ R3, L1	
A.	RET	
	END	

Ex. 2.7.3

Interface intelligent LCD module to 8951 / 8051 microcontroller. Explain interface signals. Write assembly language program to display "UNIVERSITY" on line 1 and "OF PUNE" on line 2 of LCD.

Soln. :

Fig. P. 2.7.3 shows the interfacing diagram.

Fig. P. 2.7.3 shows the interfacing of a 20 character \times 2 line LCD module with 8051. As shown in Fig. P. 2.7.3 the data lines are connected to Port 1 of 8051. The control lines

RS, R/W are driven by Port 3 pins P3.2, P3.3 and P3.4. The voltage at V_{EE} pin is adjusted by potentiometer to adjust the contrast of the LCD.

2-20

IO Port Interfacing - I

4

Sc

se

(t

сo

0(

P

P:

PI



Fig. P. 2.7.3 : Interfacing 8051 to LCD module

Program

Label	Instruction	Comments
	MOV 81 H, #30H	Initialize stack pointer
	MOV A, #3CH	Command code for 5×10 dots, DL = 8 bits, N = 2 lines
	LCALL COMMAND	
	MOV A, #0EH	Command for setting display cursor on
	LCALL COMMAND	
	MOV A, #01H	Command for clearing display
	LCALL COMMAND	
	MOV A, #06H	Command for moving curser to the right
	LCALL COMMAND	
	MOV A, #80H	Cursor line1, position 0
	LCALL COMMAND	
	MOV A, #'U'	Display Letter U
	LCALL DISPLAY	
	MOV A, #'N'	Display Letter N
	LCALL DISPLAY	
	MOV A; #'l'	Display Letter I
	LCALL DISPLAY	
	MOV A, #'V'	Display Letter V
	LCALL DISPLAY	
	MOV A, #'E'	Display Letter E
	LCALL DISPLAY	
	MOV A, #'R'	Display Letter R
	LCALL DISPLAY	
	MOV A, #'S'	Display Letter S
	LCALL DISPLAY	
	MOV A, #'I'	Display Letter 1
	LCALL DISPLAY	
	MOV A, #'T'	Display Letter T
	LCALL DISPLAY	
	MOV A, #Y'	Display Letter Y
-	LCALL DISPLAY	
	MOV A,#C0 H	Cursor line 2, position 0
	LCALL COMMAND	
-	MOV A, #'O'	Display Letter O
	LCALL DISPLAY	
	MOV A, #'F'	Display Letter F
	LCALL DISPLAY	

Label	Instruction	Comments
	MOV A, #'P'	Display Letter P
	LCALL DISPLAY	
	MOV A, #'U'	Display Letter U
	LCALL DISPLAY	
	MOV A, #'N'	Display Letter N
	LCALL DISPLAY	
	MOV A, #'E'	Display Letter E
	LCALL DISPLAY	
HERE :	SJMP HERE	Loop here after displaying
		message

Command Routine

Instruction	Comments
LCALL READY	Check if LCD is ready
MOV P1, A	Issue command code
CLR P3.2	Make RS = 0 to issue command
CLR P3.3	Make R/ \overline{W} = 0 to enable writing
SETB P3.4	Make E = 1
CLR P3.4	Make E = 0
RET	Return

Display Routine

Instruction	Comments
LCALL READY	Check if LCD is ready
MOV P1, A	Give data
SETB P3.2	RS = 1 to get data
CLR P3.3	\overrightarrow{R} W = 0 to enable writing
SETB P3.4	E=1
CLB P3.4	E = 0
RET	Return

Ready Routine

Label	Instruction	Comments
	CLR P3.4	Disable display
-	CLR P3.2	RS = 0 inorder to access command register
	MOV P1, #0FFH	Configure P1 as input port
	SETB P3.3	R/W = 1 to enable writing
L1:	SETB P3.4	Make E = 1
-	JB P1.7, L1	Check D7 bit. If 1, LCD is busy wait till it becomes 0.
	CLR P3.4	Make E = 0 to disable display
	RET	

Ex. 2.7.4 Lab Assignment

Interface a 2 line , 16 character LCD display to 89C51 using four data pins only. Write a program to display " LCD Interfacing " on line 2 of LCD using busy check flag.

IO Port Interfacing - I

Soln. : When R/W = 0, $\overline{RS} = 0$ and interface length sets DL bit ($B_4 = 0$) when B_7 B_6 $B_5 = 001$, N = 1 (two display uses), f = 0 (5 × 7) font). Then, the command instruction written to controller is 00101000 (28 H). Let controller pins RS connect to P3.7, R/W pin to P3.5 and E pin to P1.6. Let P1.7 – P1.4 connect to pins $D_7 - D_4$.



Fig. P. 2.7.4 : Interfacing 8051 to 16 character × 2 line LCD module

Program

, Label	Instruction	Comments
	ORG 0000H	
	LJMP MAIN	
	ORG 0030H	
MAIN :	NOP	
	E EQU P3.7	
	RS EQU P3.5	
	RW EQU P3.4	
-	DAT EQU P1	
	LCALL LCD_INT	
AGAIN :	LCALL CLEAR	
	LCALL LINE2	
	MOV DPTR,#MYDAT	
	LCALL LOOP	
	SJMP AGAIN	
W_NIB:	PUSH A	Save A for low nibble
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	ORL DAT,#0F0h	Bits 47 <- 1
5	ORL A,#0Fh	Don't affect bits 0-3
	ANL DAT,A	High nibble to display
	SETB E	-
	CLRE	
	POP A	Prepare to send
	SWAP A	second nibble
	ORL DAT,#0F0h	Bits 47 <- 1
	ORL A,#0Fh	Don't affect bits 03
	ANL DAT, A	Low nibble to display
	SETB E	• • •
	CLRE	
	RET	
LCD_INT :	CLR RS	
	CLR RW	
	CLR E	
5 - S	SETB E	
	MOV DAT,#028h	
	CLR E	
	LCALL SDELAY	ñ

	Label	Instruction	Comments
	. ·	MOV A,#28h	
		LCALL COM	
		MOV A,#0Ch	
		LCALL COM	
		MOV A.#06h	
		LCALL COM	
		LCALL CLEAR	
		MOV A #080H	·····
		LCALL COM	
		RFT	
		CLERS	
		MOV A #01H	
		DET	
		SETR DS	
	DAIAN.		······
	-		
•			· · · · · · · · · · · · · · · · · · ·
		MOV DE #1	·····
	UEDER -		
		DUNZ NO, NENEZ	
ĺ			
	LUEDA .	MOV P7 #955	
		D IN7 07 450	
	nen.		
		DET	
- [COM		
2			
	,		
	/	DET	
	LINEZ .		
7			
ł	LOUP.		
	• .		
	00.00	SJWP LOUP	
$\left \right $	GU_B2:		
	MYDAI:	UB - LCD INTERFACING ",0	

Ex. 2.7.5

Interface a 2 line ,20 character LCD display to 89C51 using four data pins only. Write a program to display "Ohmic Memory Avail" on line 2 of LCD using busy check flag.

2-22

IO Port Interfacing - I

Soln. :	and a second	
	- D7 V.	+5V
P1.		
P1	5 D5 20 Cheracter x 2 line.	2 10kΩ
8051 P1.	4 D4 LCD Module VEE	Potentiometer
P3.	7 FIS	
P3.	A EN Vss	المحب المحب
F0.	-	∐ , ↓ .
Fig. P.	2.7.5 : Interfacing 8051 to 20 cha LCD module	aracter × 2 line
Program		•
Label	Instruction	Comment
	ORG 0000H	
	LJMP MAIN	
	ORG 0030H	
MAIN :	NOP	
	E EQU P3.7	
	RS EQU P3.5	
	RW EQU P3.4	
	DAT EQU P1	
1	LCALL LCD_INT	
AGAIN :	LCALL CLEAR	
1.1.1	LCALL LINE2	
	MOV DPTR,#MYDAT	· · ·
	LCALL LOOP	
	SJMP AGAIN	
W_NIB :	PUSH A	Save A for low nibble
	ORL DAT,#0F0h	Bits 47 <- 1
	ORL A,#0Fh	Don't affect bits 0-3
	ANL DAT,A	High nibble to display
	SETB E	
	CLR E	
	POP A	Prepare to send
	SWAP A	second nibble
	ORL DAT.#0F0h	Bits 47 <- 1
	ORLA,#0FH	Don't affect bits 03
	ANL DAT A	Low nibble to display
	SETB E	
	CLBE	
	BET	
LCD INT :	CLR BS	
	CLR RW	
	CLRE	
	SETB E	
	MOV DAT #028h	
	CLBE	
	MOV A.#28h	· · · · · · · · · · · · · · · · · · ·
	LCALL COM	1
	MOV A #0Ch	
	MOV/ A #06b	
· ·		
	LUALLOUM	

Label	Instruction	Comment
Lover	BET	
	CLBBS	
OLLAN.	MOV A.#01h	
	I CALL COM	
-	BET	
DATAW	SETB BS	
DATAT:	CLB BW	
	LCALL W NIB	
	BET	
SDELAY :	MOV R6.#1	
HERE2 :	MOV R7,#255	
HERE :	DJNZ R7,HERE	
	DJNZ R6,HERE2	
	RET	
LDELAY :	MOV R6,#100	
HER2 :	MOV R7,#255	
HER :	DJNZ R7,HER	-
	DJNZ R6,HER2	
	RET	· · · · · · · · · · · · · · · · · · ·
COM :	CLR RS	
	CLR RW	· .
	LCALL W_NIB	
	LCALL SDELAY	
	RET	
LINE2 :	MOV A,#0C0H	
	LCALL COM	
	RET	
LOOP :	CLR A	
	MOVC A,@A+DPTR	
	JZ GO_B2	
	LCALL DATAW	
	LCALL SDELAY	
	INC DPTR	
	SJMP LOOP	
GO_B2 :	RET	
MYDAT :	DB * Ohmic Memory Avail *,0	
· st.	END	

Syllabus Topic : Interfacing of ADC 0809

2.8 Interfacing of ADC 0809

2.8.1 ADC 0808/0809

- A large number of ADC ICs have been produced by the manufacturing companies like National semiconductors, Motorola, Intersil etc. to meet various demands such as speed of response resolution, compatibility and ease of interfacing with microprocessors etc.
 - The National semiconductor produces ADC 0809 which is an 8-bit ADC whereas Intersil produces IC7109. ICL 7109 which is a 12-bit ADC. A serial 8-bit ADC is available

i.e. MAX1112. This ADC gives the digital data out in serial form i.e. 1 bit at a time. Let us discuss the ADC 0808/0809 in detail.

2.8.1(A) Principle of A to D Conversion in ADC 0808/0809

- The ADC 0809 operates on the successive approximation technique of A to D conversion.
- It is a CMOS device with 8-analog inputs, an 8 channel multiplexer and microprocessor compatible control logic.
- As the number of bits n = 8, it includes a 256 resistor voltage divider, a group of analog switches and a successive approximation register (SAR).
- As there are 8-analog channels, we can connect upto 8 analog inputs to this IC.
- However due to the use of a multiplexer, at a time only one analog input will be converted into an equivalent 8-bit digital output. The analog input channels can be selected using the three address lines A, B and C.

2.8.1(B) Features of ADC 0808/0809

- Inbuilt 8 analog channels with multiplexer.
- Zero or Full scale adjustment is not required.
- 0 to 5 V input voltage rangé with a single polarity 5 V supply.
- Output is TTL compatible.
- High speed.
- Low conversion time (100 μs).
- High accuracy.
- 8-bit resolution.
- Low power consumption (less than 15 mW).
 - Easy to interface with all microprocessors.

Minimum temperature dependence.

2.8.1(C) Pin Configuration of ADC 0808/0809

 Table 2.8.1 : Selection of one of the analog inputs using the address lines A, B and C

Selected analog channel	A	Address			
	C	B	A		
IN O	0	0	0		
IN 1	0	0	1		
IN 2	0	1	0		
IN 3	0	1	1		
IN 4	1	0	0		
IN 5	1	0	1		
IN 6	1	1	0		
IN 7	1	1	1		



Fig. 2.8.1 : Pin configuration of IC ADC 0808/0809 Description

(i) Analog Inputs (IN 0 to IN 7)

Pin numbers 1 to 5 and 26 to 28, designated as IN 0 to IN 7 are the eight analog inputs of this IC. We can connect signals coming from eight different transducers to these inputs. Each one of these inputs will be converted to an 8-bit equivalent digital (binary word). However these inputs are converted into digital form one by one and not all at a time. Hence, one of these eight inputs should be selected for conversion. This selection is done by means of the address pins A, B and C.

(ii) Address Pins A, B, C (Pin 23, 24, 25)

These pins will decide or select one out of the eight analog inputs, for conversion into digital form. For example if CBA = 010 then the "IN 2" is selected and the analog signal at this input is converted to equivalent digital form.

(iii) Reference Voltage $[V_{REF}(+) \text{ and } V_{REF}(-)]$

Depending on the desired polarity of the reference voltage, we can connect a positive or negative reference voltage externally to these pins. $(2^{-1} \text{ to } 2^{-8})$.

(iv) ALE and Output Enable

As shown in the functional block diagram of ADC 0808/0809 (Fig. 2.8.2), the address latch enable (ALE) input is useful in enabling the address latch which stores the address on lines A, B and C. The output enable pin, when activated will make the digital output available on the output pins.

2-24

IO Port Interfacing - I



Fig. 2.8.2 : Functional block diagram of IC ADC 0808/0809

(v) Start and EOC

We have to enable the start input to begin the A to D conversion. A pulse is to be given on start pin to start conversion. The end of conversion is indicated by EOC (End of Conversion) output.

(vi) Digital Outputs [2⁻¹ to 2⁻⁸]

The digital output is available to these pins. 2^{-1} represents the MSB and 2^{-8} represents the LSB of digital output. Fig. 2.8.3 shows typical interfacing of 8 channel, 8 bit ADC to 8051.

2.8.2 Interfacing ADC 0808 to 8051

Fig. 2.8.3 shows interfacing of 8 channels, 8 bit ADC to 8051.

- ADC 0808 has eight input channels. Hence in order to select an input channel, it is essential to send 3 bit address on C, B and A inputs. The address of the desired channel is sent to the address inputs through port pins P2.0, P2.1 and P2.2.

After 50 ns the address must be latched. It can obtained by sending ALE signal. After 2.5μ s, SOC must be made high and then low to start the conversion.

To indicate end of conversion (EOC) signal must be activated.

The 8051 pins P2.6 and P2.7 are connected to SOC and EOC pins of ADC 0808/0809.

After the conversion is over, 8 bit digital data is present on $D_0 - D_7$ lines. 8051 accepts data through port 1.

Fig. 2.8.3 the clock source to ADC0808/0809 is from the crystal oscillator. But this frequency is very high for the A/D converter. Hence, four D flip-flops are used for dividing the frequency.





Fig. 2.8.3 : Interfacing 8 channel 8 bit ADC to 8051

Fig. 2.8.4 shows timing diagram for selecting a channel and read timing for ADC 0809.



IO Port Interfacing - I

2.8.3 Steps to Program ADC 0808/0809

		2022/2022/2	63030303636				2002/2014 2016/00	200 S S S S S S S S S S S S S S S S S S			000000000000000000000000000000000000000		
		And a second second second			いっていいいていていい							Sec. 65 (1997)	Sec. 2017
200	- 10 CO		A 12 2 12 2 12 12 12 12 12 12 12 12 12 12	and the second			2.0000000000000000000000000000000000000	81.1000-000 (A	10000000000000		10. march 10. march 10.	1000 1000000000000000000000000000000000	Charles Carlos
~~ .		20 X X X X X X X X	0.00000000		A 444 (2000) 200 200 200 200			2.5.10.20.00.000	10000000000000000000000000000000000000	1000 L 12 900 1000	1000 DO 10 100 DO	0000 7 0 V 00 AVY	0.000 0000000000
22.2	~~~			C.C.C		22202	10011	r 00	0.01.11		100 M 47 100 40		
0.00		LL X 33		10000 20000 per	2 17 10 10 10 10 10 10 10 10 10 10 10 10 10					C 1 C 1 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2	- 10 to 1 10 to 2	292.000	1
CZ 2 - 1		- A - A - A - A - A - A - A - A - A - A	0.0000000			N T V L				• • • • • • • • • • • • • • • • • • •			L. L
92 C.		andr 146000	220.00			00000000000	Contar and		1/11 C 2011 C 11 C 11 C 11	100 m 200 0 2000		() Sec	and the second second
2000	00.00000		0.000000000	000.000000000000	200, K. C.	· · · · · · · · · · · · · · · · · · ·	0.000.000.007	/100000000.040000		0.04 202 803 14 605 8		200700200000000000000000000000000000000	304-14-0000-10
				**************	1011010-000	2000 200 X 2000 C		20202-2010-20102			18 C 18 C 18 C 18 C 18	100 g to Central d	
60.02		1			COMPANY COURSE	201003252525252		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				• • • • • • • • • • • • • • • • • • •	100 Contractory
289		80000244	94 9 9 9 9 9 9 9 9 9 9							CON & & DOUR	19.120203536236		and the second second second
	5200y.cc		C S 9 S C C C C C		000302040002000	12.000000000000000000000000000000000000) / / / / / / / / / / / / / / / / / / /	0.00, 2020, 20, 00, 20, 20, 20, 20, 20, 20	Contract in a second	///////////////////////////////////////	000001000000000000000000000000000000000	6494.500666579.00	
	2000000			CAY 20159/18123	0.0000000000000000000000000000000000000	Sec. 1977 - 19 Sec.	1227102220		and the second second	**************************************	2010/01/01/01/02/02	10 10 10 10 10 10 10 10 10 10 10 10 10 1	SOOT A. 40 A. 94
	00,000,00			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0010/	1 1000 100 100	A 110	~ * * * * * * *			000	n n n	
	2000			1. A. C. M. B. B. M. B.	The same same is					1 - 1 1 1 1 1 /	ANS 207 IS IN		277747274 CO.C. (
	XXX X X X X		SC 376 2003					0 6 0 4 2 4		TUTUE			
					T 4 8 1 7 18 11 1 1 1 2 2 3 3 4		Company of the second second				CONTRACTOR DESCRIPTION OF A DESCRIPTION OF A DESCRIPTION OF A DESCRIPTIONO	The second second second	

- **Step II** : Enable the ALE pin. For latching the address a low to high pulse is given to the ALE pin.
- Step III : Enable SOC pin by L-to-H (low to high pulse) to begin conversion.
- Step IV : Observe for the EOC (end of conversion) to check whether conversion is complete.

Step V : For reading the data from ADC chip active the OE signal. A low-to high pulse on OE pin will fetch data from the chip.

Ex. 2.8.1

Write an assembly language to perform A/D conversion ADC 0808.

Soln.:

Label	Instruction		Comments
	A BIT P3.0		
· .	B BIT P3.1		
	C BIT P3.2		
	ALE BIT P1.4		4.
	OE BIT P1.5		
	SOC BIT P1.6	· · ·	•
	EOC BIT P1.7		
	DAT EQU P2		
	ORG 00H		
	MOV DAT, #0FFH	P2 = inpu	t port
	MOV R2, #00H		
	SETB EOC	EOC = 1	
. · ·	CLR ALE	ALE = 0	
	CLR SOC	SOC = 0	• .
	CLR OE	OE = 0 .	
BACK:	CLR A	A = 0	
	SETB B	B = 1	➤ select channel 3
	SETB C	C=1	
	ACALL DELAY	Delay	
	SETB ALE	ALE = 1(L	atch Address)
	ACALL Delay	Delay	

Label	Instruction	Comments
	SETB SOC	Start conversion
	ACALL DELAY	
	CLR ALE	
L1:	JB EOC, L1	
L2:	JNB EOC, L2	Wait till conversion is done
	SETB OE	
	ACALL Delay	
	MOV A, DAT	Read Data
	MOV 50H, A	Store result at address 50H
	CLR OE	RD = 0
,	SJMP BACK	

Ex. 2.8.2

Interface 8 bit, 8 channel ADC to 8051. Write assembly language program to convert CH0, CH3 and CH7 and store the result in external memory location starting from C000 H. Repeat procedure for every 1 sec.

Soln. :

Fig. P. 2.8.2 shows interfacing of 8 channels, 8 bit ADC to 8051.

- ADC 0808 has eight input channels. Hence inorder to select an input channel, it is essential to send 3 bit address on C, B and A inputs.
- The address of the desired channel is sent to the address inputs through port pins P2.0, P2.1 and P2.2.
- After 50 ns the address must be latched. It can obtained by sending ALE signal. After $2.5\mu s$, SOC must be made high and then low to start the conversion.
- To indicate end of conversion (EOC) signal must be activated.
- The 8051 pins P2.6 and P2.7 are connected to SOC and EOC pins of ADC 0808/0809.
- After the conversion is over, 8 bit digital data is present on $D_0 - D_7$ lines. 8051 accepts data through port 0.

•

45V

+2.56V

IO Port Interfacing - I



Fig. P. 2.8.2 : Interfacing 8 channel 8 bit ADC to 8051

Program

Label	Instruction	Comments
	CLR P2.6	Make SOC Low
	CLR P2.4	Make ALE Low
	MOV P0, #FFH	Configure port 0 as input
	MOV P1, #FFH	Configure port 1 as input
L1:	MOV DPTR, #C000H	Initialize memory pointer
	MOV A, #00H	Set address for channel 0
	ACALL A_D	Call ADC routine
•	MOVX @DPTR, A	Increment memory pointer
	MOV A, #03H	Set address for channel 3
	ACALL A_D	Call ADC routine
	MOVX @DPTR, A	Save digital value
	INC DPTR	Increment memory pointer
	MOV A, #07H	Set address for channel 7
	ACALL A_D	Call ADC routine
	MOVX @DPTR, A	Save digital value
	ACALL DELAY	Wait for 1sec
	SJMP L1	Repeat

Analog to Digital Conversion Routine

Label	Instruction	Comments
A_D:	MOV P2, A	Get the channel number and set its address
	SET P2.4	Send ALE

Labei	Instruction	Comments
	NOP	
e.	CLR P2.4	
Ś.	SET P2.6	Send SOC
	NOP	
CLR	CLR P2.6	
WAIT :	JB P2.7, WAIT	Wait for EOC signal
WAIT 1:	JNB P2.7, WAIT1	
1	MOV A, P1	Get digital data
	RET	Return

Delay Routine

Label	Instruction	Comments
DELAY :	MOV TMOD, #01	Timer 0, mode 1 (16 bit mode)
	MOV R0, #1H	Initialize counter to 20
L2:	MOV TL0, #B0H	
	MOV TH0, #3CH	
	SETB TRO	
L3:	JNB TF0, L3	Check timer 0 flag till it rolls over
	CLR TR0	Clear timer 0
	CLR TF0	Clear timer 0 flag
	DJNZ R0, L2	Decrement counter and if not zero repeat
	RET	

E Conterna

Ex 2:8.3 Write assembly language program to take 20 samples from ADC and store it in RAM location starting at 50H address. Soln. :

Label	Instruction	Comments
	ALE BIT P2.4	
	OE BIT P2.5	
	SOC BIT P2.6	
	EOC BIT P2.7	
	ADD_A BIT P2.0	
ŀ	ADD_B BIT P2.1	· · · · · · · · · · · · · · · · · · ·
	ADD_C BIT P2.2	
	ORG 00H	
	MOV P1, #0FFH	Make P1 an input port
	MOV R0, #50H	Store address 50H
	MOV R1, #20	Count for 20 samples
	SETB EOC	Make EOC an input
	CLR ALE	Clear ALE
	CLR SOC	
		Clear WR
	CLR OE	Clear RD
BACK :	CLR ADD_C	C=0]
	CLR ADD_B	B = 0 (Select channel 1)
	SETB ADD_A	A=1 J
	ACALL DELAY	Ensure that address is stable
	SETB ALE	Latch address
4	ACALL DELAY	
	SETB SOC	Start conversion
	ACALL DELAY	
	CLR ALE	
	CLR SOC	
HERE :	JB EOC, HERE	Wait until done
HERE 1:	JNB EOC, HERE 1	Wait until done
	SETB CE	Enable RD
	ACALL DELAY	Wait
	MOV A, P1	Read data
	MOV @RO, A	Store the samples from 50H
	INC R0	Increment pointer to next memory
		location
*	DEC R1	Decrement count
	CLROE	Clear RD for next sample
	SJMP BACK	
DELAY :	MOV R3, #250	
HERE 2 :	NOP	
	DJNZ R3, HERE 2	
	RET	

Syllabus Topic : Programming Environment

2.9 Programming Environment

The basic development tools used for programming the microcontroller based systems are :

- (i) Software development tools
- (ii) Hardware development tools

The software development tools comprise of

- (i) assemblers (ii) editors
- (iii) compilers (iv) simulators
- (v) debuggers

(vi) IDE (Integrated development environment)

- The hardware development tools comprise of
- (i) Emulators (ii) Demo boards
- (iii) Logic analyzers
- (iv) Digital storage oscilloscopes (DSO)
- (v) Logic probes

In this chapter we will study these hardware and software development tools.

Syllabus Topic : Study of Software Development Tool Chain (IDE)

2.10 Study of Software Development Tool Chain (IDE)

An integrated development environment (IDE) is a software that allows the user to develop an application. It provides :

- (i) Source code editor / text editor
- (ii) Compiler and interpreter
- (iii) Debugger
- (iv) Emulator
- (v) Programmer
- (vì) Simulator

that is needed to develop an application program.

- An IDE comprises every software tool that is needed to develop an application program. 8051 / IDE is IDE used for 8051 microcontroller.
- For PIC18xxx family of microcontrollers MPLAB IDE is the IDE used.

Microcontrollers (SPPU-E&TC) 2-	29 IO Port Interfacing -
2.10.1 Editor	File Generation in assembler
 2.10.1 Editor It is a program that allows the programmer to enter and edit our programs. An editor is basically a software (i.e. a program). It helps the user to create a file that contains the assembly language statements. The examples of editors used for the assembly language programs are Wordstar, Edit, WordPad, Notepad etc. The job of the editor is to store the ASCII codes for the letters and numbers in the successive RAM locations. As the typing of program is over, this file is stored on a floppy or hard disk. This file is called as the "source file" and an ASM extension is given to it. 	 File Generation in assembler An assembler generates two files namely the object file and the assembler list file. The object file is given extension .OBJ whereas the assembler list file is given extension .LST. Object file : It contains the binary codes of the program instructions and the information about the addresses of instructions. List file : It contains the assembly language statements, the binary codes for each instruction and the offset of each instruction. Any typing or syntax errors are indicated in the assembly listing if we take a print out of .LST file. Error detection and correction The assembler is capable of only finding the syntax errors.
 The source file is then processed using an assembler. The microchip MPLAB IDE has a text editor that allows the user to enter programs and also edit them. 2.10.2 Assembler 	 To check if our program is working, we have to test and run the program. The errors indicated by the assembler should be edited using the editor. This edit-assemble loop should be executed till all the errors are corrected. MPLAB supports MPASM assembler for
 University Question Q. Explain assembler. (May 2012, Dec. 2012, Dec. 2014, 2 Marks, Aug. 2015(in sem.), 3 Marks) Each assembly level instruction has a mnemonic. For example in the instruction MOVLW 0x50, MOVLW represents the mnemonic. An assembler is a program which translates the assembly language mnemonics into approximation of the assembly language mnemonics. 	 PIC18xxx microcontroller families. It has following features : i) All the source codes can be translated into object codes. ii) It produces the .obj, .lst files needed for debugging with the emulator systems. iii) It has macro assembly capability. iv) It supports decimal, Hex and octal source as well as listing formats.
 corresponding binary codes. The assembler reads the source file more than once. Assembler operation The assembler first reads the source file of program. Then it determines the displacement of data items, offsets of labels etc. and puts this information into a symbol table. Then it produces the binary codes for each assembly language instruction and detects syntax errors if any. Then it inserts the offsets 	 Linker is a program which is used for joining many object files into one large object file. When a large program is being written, it is always advisable to break it into small modules, so that each module can be separately tested and debugged. Then finally link their object modules together to form a large working program. e.g. the display routine can be kept in the library file and linked into the other programs when required. The linker produces a link file which contains the binary codes for all the combined modules. The linker produces a link map file. It contains

- It is important to note that the linker does not. assign absolute addresses. It only assigns relative addresses to the program starting from zero.
- It is relocatable. The linkers with MASM or TASM produce link files with . EXE extension.
- The microchips MPLINK is a relocatable linker for MPASM and C-18 compiler. It can link relocatable objects.
- MPLINK allows the user to generate a reusable code with MPASM and C18.
- It combines several object modules generated by MPASM or C18 compiler to single executable file.

2.10.4 Compiler

SPPU - Dec. 14, Aug. 15

- University Questions Q. Write short note on : Compiler. (Dec. 2014, 3 Marks) 0. Explain software development tool : Compiler. (Aug. 2015(In sem.), 3 Marks)
- **Compiler** is a program that translates the high level language source program to a machine language program. The program written in high level language is called as the source program and the program that is compiled on the machine is called as object code.
- A compiler translates the source program into relocatable object modules. The object modules are linked by the linker. Locator loads the complete program in memory where it can be executed.
- However, the drawback of using the compiler is that if any error is detected we need to correct the source program and repeat the compilation process.

2.10.5 Cross Assembler and **Cross Compiler**

Q.

University Question Explain cross assembler.

(May 2013, 2 Marks)

SPPU - May 13

- The special feature of the cross assembler is that it is not written in the same language that is used by the microcontroller that executes the machine code that is generated by the assembler.
- The cross assembler is usually written in a high level language like FORTRAN, C, PASCAL etc that makes it machine independent.

--- An assembler that runs on one type of computer and assembles the source code for a different target computer is called as a **cross assembler**. For example.

- (i) An assembler that runs on an Intel x86 machine and generates object code for Motorola's 68HC05.
- (ii) 8086 assembler may be written in C and then the assembler may be executed on some other machine like Motorola 6800.
- For a PIC18XXX microcontroller the cross assemblers and cross compilers generate an executable code that can be placed in the ROM, EPROM, flash memory or EEPROM.

2.10.6 Debugger

- Debugger is a software tool that is used to detect the source of program or script errors, by performing step-by-step execution of application code and viewing the content of code variables.
- If a program is directly accessible from the microcomputer and does not need any external hardware, then we can use a debugger to run and test the program.
- Debugger is basically a program which permits the user to load object code program into the system memory, execute the program and debug it.
- The debugger also permits the change in register contents, memory locations and rerun the program.
- With the help of the debugger, we can stop the program execution after each instruction so that we can check or alter the memory and register contents.

2.1

Ur

Q.

- In other words we can put breakpoints in the program and execute the program from one breakpoint to the other.
- It is possible to examine the register and memory contents after partial execution of program between the breakpoints.
- We can use the debugger to check and correct the program till all the errors are corrected.
- For most IBM PC type computers the basic debugger comes by default.
- The MPLAB IDE allows the user to debug programs using source files for PIC18xxx. family of microcontrollers.
- They make the debugging easier and allow the user to see the contents of registers and memory locations as the program is executed.

		P	Microcontrollers	(SPPU-E&TC)
--	--	---	------------------	-------------

1.2

2,10.7 Emulator SPPU - May 13, Dec. 13, Oct. 16

- University Questions
- Q. Explain emulator. (May 2013, Dec. 2013, 2 Marks) Q.
 - Explain the role of Emulator as development tool.
 - (Oct. 2016(In sem.), 2 Marks)
- The emulator is used to test and debug the hardware and software of an external system such as the Microcontroller based system.
- Emulator is a combination of hardware and software.
- An emulator consists of a multi-wire cable that connects the host system to the external system.
- Through this cable the software of the emulator allows the user to download the object code program into RAM in the external system being developed.
- Like the debugger the emulator also allows the user to load the programs to be tested, run the, programs check and modify the contents of various registers and memory locations and also insert the breakpoints.
- As each instruction in the assembly language program is executed, the emulator as if takes "snapshot" of the register contents, activities on the address and data buses and the state of flag register.
- The emulator stores this data as "trace data".
- It is possible to take out the print cut of the trace data so as to analyse the results produced in the program on the step by step basis.

2.10.8 Simulator

SPPU - Oct. 16

University Question Explain the role of simulator as development tool. Q. (Oct. 2016(In Sem.), 2 Marks)

- A Simulator is often used to execute a program that has to run on some inconvenient type of computer. For example, simulators are usually used to debug a microprogram.
- Since the operation of the computer is simulated, all of the information about the computer's operation is directly available to the programmer, and the speed and execution of the simulation can be varied as per the user's wish.
- Simulators may also be used to interpret fault trees, or test logic designs before they are constructed.
- Many video games are also simulators, that are implemented inexpensively.

Simulator is a software package that functions like a hardware without acquiring hardware. The 8051 microcontroller simulator gives the user an 8051 environment on the PC.

- It performs the functions of the 8051 microcontroller / 8085 microprocessor without using it.
- It also performs a simulation of different peripherals that are used with the microcontroller microprocessor 1 in any application.
- It provides facilities that help the user to find logical errors, facilities to help the user learn about the initialization of different peripherals and get an insight of the microcontroller functioning.
- It does acts as a direct replacement of the costly 8051 microcontroller kit.
- It shows all internal registers, entire memory and peripherals on the monitor.
- It supports breakpoint and single stepping facilities that help the user to debug their programs.

2.10.8.1 Computer Configuration Required to Run the Simulator

The 8051 simulator runs on the PC. The requirement for PC is

- (a) RAM of 512 KB. (b) DOS Compatibility
- (c) IBM Mono, CGA, EGA, VGA or Compatible Monitor.

(d) Two Disk Drives. 2.10.8.2 Features

- Easy to operate.
- Allows Simulation of peripherals.
- Allows Simulation of Interrupts.
- Provides continuous display of the system register values.
- The Program can be easily modified.
- The core can be viewed and the corresponding instruction makes it easy to understand the logic of the program while the program executes.
- It is a powerful debugging tool with different high level debugging facilities.
- It saves the development time.
- It allows checking of Software before the - . hardware is available to the user.
- It has the ability for the user to construct screens that show various parts of the 8051

system. Each screen is made up of separate windows that display internal CPU registers, code and Data Memory areas.

- The contents of any location in the code ROM and Internal RAM (including SFR's) and External Memory can be changed as the program executes.
- The I/O ports may be simulated by changing the value of the port SFR's.
- Interrupts are simulated by striking the function on the keyboard.

For executing a simulation, the screen set file is loaded into the simulator first. This file is followed by a program that is written in the object code format. The program is then executed using these simulator commands.

- 1. Reset the Program Counter to 0000H.
- 2. Single Step the Program
- 3. Free run the program.
- 4. Free run until breakpoint is reached
- 5. Stop Free run

2.10.8.3 Modes of Simulator

The simulator has three modes of operation. They are :

- 1. Idle mode: This is a non executing mode. This mode allows the user to set the configuration i.e. loading the program file, saving required memory contents on the disk, change default directory or drive etc.
- 2. Execute Mode : This mode is a continuous execution mode. In this mode the program that the user wishes is continuously executed.
- 3. Single Step Mode : In this Mode the user program is executed step by step When the user presses the key F2 an instruction is executed and the PC points to the next instruction.

2.10.9 Comparison of Assembler and Compiler SPPU - Dec. 16

University Question Q. Compare Assembler and compiler. (Dec. 2016, 6 Marks)	
Assembler	Compiler
An assembler is a program which translates the assembly language mnemonics into corresponding binary codes. The assembler reads the source file more than once.	Compiler is a program that translates the high level language source program to a machine language program. The program written in high level language is called as the source program and the program that is compiled on the machine is called as object code.

Assembler	Compiler
The assembler first reads the source file of program. Then it determines the displacement of data items, offsets of labels etc. and puts this information into a symbol table. Then it produces the binary codes for each assembly language instruction and detects syntax errors if any. Then it inserts the offsets etc. calculated earlier.	A compiler translates the source program into relocatable object modules. The object modules are linked by the linker. Locator loads the complete program in memory where it can be executed.
The assembler is capable of only finding the syntax errors. To check if our program is working, we have to test and run the program. The errors indicated by the assembler should be edited using the editor.	The drawback of using the compiler is that if any error is detected we need to correct the source program and repeat the compilation process.

Syllabus Topic : Hardware Debugging Tools

2.11 Hardware Debugging Tools

It is a difficult task to develop a microprocessor based system. In absence of developing tool, the task is time consuming and hectic. The tools are used for the development of a microprocessor / microcontroller based system are :

- (i) In-circuit emulator.
- (ii) Programmers
- (iii) Programmer development board
- (iv) Digital storage oscilloscope
- (v) Logic analyzer.

Let us study them one by one

2.11.1 An In Circuit Emulator SPPU - Oct. 16

2.:

i)

```
University Question
```

Q. Explain role of emulator as a development tool. (Oct. 2016(In Sem.), 2 Marks)

- An in-circuit emulator (ICE) is a hardware device used during the development of microcontroller based systems. Virtually all such systems have a hardware element and a software element, which are separate but highly interdependent.
- The ICE allows the software element to be run and tested on the actual hardware on which it is to run, but still allows programmer conveniences such as source-level **debugging** and single-stepping, etc.

IO Port Interfacing - I

Without an ICE, the development of microcontroller based systems can be extremely difficult, since if something does not function correctly, it is often very hard to tell what went wrong without some sort of monitoring system to oversee it.

- Most ICEs consist of an adaptor unit that sits between the host computer and the system to be tested. A large header and cable assembly connects this unit to where the actual **CPU or microcontroller** mounts within the system to be tested.
- The unit emulates the CPU, such that from the system's point of view, it has a real processor fitted. From the host computer's point of view, the system under test is under full control, allowing the developer to debug and test code directly.
- The emulator is used to test RAM, I/O ports and control functions of the development system by replacing the microprocessor IC on the board by the in-circuit emulator. E.g. with the help of the in-circuit emulator a user could stop in between during the execution of a program for examining the contents of memory locations and registers. This helps the user to see the intermediate results obtained at a particular condition, by which the user can come to know why the hardware is not performing upto the expectations.
- The MPLAB IDE can run upto four in-circuit emulators on the same PC.

2.11.2 Programmer

- The software program should be loaded on the microcontroller ROM before it is tested.
- For loading the program the microchip uses two programmers.
 - They are :
- i) **PICSTART® PLUS** : It is a low cost programmer that is used for PIC18 microcontrollers and has a 40 pin socket.
 - o By adding different adapters we can program PIC18xxx microcontrollers that have more pins.
 - We can connect the PICSTART® PLUS programmer to the computer with the serial port.

- Without an ICE, the development of ii) **PROMATE® II**: This programmer can be used for programming all the PIC microcontrollers manufactured by MICROCHIP.
 - It also uses adapters to program microcontrollers with more pins.
 - The MPLAB IDE drives the PROMATE® II programmer. With the help of serial port we can connect PROMATE® II programmer to the PC (computer).

2.11.3 Development Board

- For learning the microcontroller operation and testing the software before finalizing the hardware the development boards are very useful.
- The development board is a printed circuit board that comprises the microcontroller and supporting logic like I/O circuits, clock generator, RAM, ROM, UART, Timers etc. So that a programmer can learn the circuits, be acquainted with the board and also learn to program it.
- A well designed development board should allow the programmer to test each and every peripheral function.

Syllabus Topic : Logic Analyzer (Timing Analysis using Logic Analyzer)

2.11.4 Logic Analyzer (Timing Analysis using Logic Analyzer)

SPPU - May 12, Dec. 12, May 13, Dec. 13

University Question

With the help of neat block diagram explain the operation of logic analyzer.
 (May 2012, Dec. 2012, May 2013, Dec. 2013, 8 Marks)

Suppose we have to analyze a memory chip which is soldered on a PC board. In order to analyze the memory chip the analog analyzers are incapable because the number of signals to be observed are very larger in number and they are digital in nature i.e. we should have a device which is capable of displaying a number of signals, which is compatible with the TTL and CMOS logic levels. It should be able to sense and display the address bus, data bus, memory read, memory write, I/O read, I/O write etc. signals. All these tasks can be achieved by a Logic Analyzer. The normal oscilloscope deals with time domain, spectrum analyzer with frequency domain and the logic analyzer with digital domain. ²Microcontrollers (SPPU-E&TC)

2.168184

1.	The logic analyzer displays signals from many inputs at a time. The number of inputs may be	
	16. 32. 48. 64 or even more.	
2.	The logic analyzer shows the display in sequence of instructions that have occurred.	
3.	It responds to the logic levels i.e. it only displays logic 0 or 1 state of input signal.	
4.	It takes input samples and stores the samples in its own memory.	
5.	It has capability of displaying the words that occurred before and after the trigger.	
6.	The logic analyzer displays data in four different ways. They are :	
	(i) Timing diagram method	-
	(ii) Logic state method	
	(iii) Hexadecimal method	ľ
	(iv) Map method	
7.	It is used to identify a malfunctioning system,	
	with the help of its map display. In this method	
	the map of system is compared with map of a good system.	
В.	The logic analyzer has a programmable trigger facility, which allows the user to take input	-
	sample at any instant	

University Question.

Q. Write note on logic analyzers.

(Aug. 2015(In Sem), 5 Marks)

The logic analyzers are of two types :

- (a) Logic timing analyzer : In this analyzer, the data is sampled as the clock signal is generated and at regular intervals. The data sampled is stored in the memory and this stored information is displayed. It is preferred for troubleshooting of the problems related to the computer hardware. It is an asynchronous measurement method.
- (b) **Logic state analyzer :** In this analyzer, the data is sample when the clock signals are synchronized with the measured device. The data sampled is stored in the memory and this stored information is displaying in the binary or hexadecimal format. This method is preferred for troubleshooting of software problems. It is a synchronous measurement method.
- The logic analyzer is basically a multichannel oscilloscope. Fig. 2.11.1 shows the block diagram of a logic analyzer.

The probes connect the logical analyzer to system which is under test. The probes operate as voltage divides, the lowest possible slew rate can be selected by dividing the input signal. This helps the device to capture high speed signals.

- The different logic families i.e. TTL, CMOS, NMOS etc. have different threshold voltages and hence adjustable threshold comparators are used. Each signal is connected to each line of the logic analyzer. The reference signal of each comparator is set to a voltage which is equal to the logic threshold voltage of the logic family under test.
- The logic analyzer memory consists of a RAM. The clock signals i.e. internal or external clock input is connected to the memory. On receiving clock signal, the logic analyzer samples the data present on input signals. These samples are stored in the memory. For each input channel the analyzer can store from 256 to 1024 samples.
- When the memory receives a trigger signal then the samples are stored in it and displayed on the CRT display. This trigger signal may be provided externally or it may be provided from the word recognizer circuitry.
- We can set a binary word using switches or through keyboard in the word recognizer circuit. The word recognizer circuit compares this word with the binary input word. When the two words match it sends a trigger signal to the memory. When the memory receives a trigger signal, it sends the samples to a CRT display. There are three types of displays, depending on the trigger signal.
- (i) Pre-trigger display (ii) Post-trigger display(iii) Center trigger display
- (i) In pretrigger mode, the memory acts as a loop. The samples before the trigger event are captured which represent the time before event. It is useful to find the causes of malfunctioning of a circuit. It is also called as negative time capturing.
- (ii) In the **post trigger mode**, the memory displays the samples which are captured after the occurrence of trigger signal.
- (iii) In the **center trigger mode** half of samples are taken before the trigger signal and the other half samples are taken after the trigger signal.

)2 4

Э

1

f

3

2

2

3

3

Э

Э

ſ



Fig. 2.11.1 : Block diagram of logic analyzer

2.11.4.3 Display Methods / Formats

The logic analyzer allows the user to display the samples it stores in the memory in four ways.

- (i) Timing diagram method
- (ii) Logic state method
- (iii) Hexadecimal method
- (iv) Map method

(i) Timing diagram method

In this method a particular portion could be zoomed in or zoomed out on the timing diagram. Such a display is best suitable for finding out glitches and displaying long data sequences.

Fig. 2.11.2 shows this method.



Fig. 2.11.2 : Timing diagram method .

(ii) Logic state method

In this method the sampled data is displayed in logic state format of 1's and 0's. This format is very easy to read. Fig. 2.11.3 shows display of data sampled using logic state method.

Aa	0	0	1	0	0	1	0	0	1	1	1	1	1	1	1	1
A ₁	. O	1	0	0.	0	1	1	0	0	1	1	1	0	0	0	0
Az	1	0	1	0	1	0	0	1	1	0	1	1	1	1	0	1
A,	0	1	0	1	1	0	1	1	0	0	0	1	1	0	1	١
A,	1	0	ï	1	0	1	0	0	1	1	0	1	0	0	.1	1
A5	ò	1	0	1	0	1	1	0	0	1	0	0	1	0	0	1
A ₆	0	0	1	0	1	0	0	1	1	0	1	1	1	1	1	1

🥂 Fig. 2.11.3

(iii) Hexadecimal method

This method is used whenever it is essential to improve the readability of sampled data. The sampled data is displayed in hexadecimal format. Fig. 2.11.4 shows this. Whenever the contents of address and data bus are to be observed, this method is used.

D ₀ -D ₇ 54 76 8E 2B 1A 3C 4D 7E
--

Fig. 2.11.4

(iv) Map method

In this method the data sampled is sampled in the form of a map. This method is most difficult method in regards to reading the data, but it is very useful inorder to identify a malfunctioning system. This is done by comparing its map with that of a good system.

Microcontrollers (SPPU-E&TC)	2-36	IO Port Interfacing - I
 2.11.4.4 Applications of a Log They are used for the troub analysis of complex digital syste As it has the facility of asynch clocking, the activities in the sunder the test can be seen on reading. It can be used to observe up to time, while the oscilloscope cobserve 4 channels at a time. 	c Analyzer bleshooting and ms. ronous internal ystem which is al time basis. 64 signals at a an be used to	It has compatibility with RS 232 and IEEE 488 and can be attached to printer, for taking hard copy of the signals. It is able to detect and trigger on signal glitches. A glitch is a signal which makes a transition through the threshold voltage two or more times between the successive clock samples. Glitches are unwanted signals. They can cause malfunctions in the system.



Parallel Port Interfacing-II

Syllabus Topic : Interfacing of DAC

a se ble the group of the second

3.1 Interfacing of DAC

3.1.1 DAC 0808

The DAC 0808 is an 8-bit current output monolithic DAC manufactured by the National semiconductor corporation. It is a 16 - pin IC available in dual in line DIP plastic package. The analog output is available in the form of current $I_{\rm o}$. That means $I_{\rm o}$ is proportional to the 8-bit digital input. The important features of DAC 0808 are as follows :

3.1.1.1 Features of DAC 0808.

Fast settling time	150 nsec. typically
Power supply voltage range	± 4.5 mW at ± 5V
Low power consumption.	33 mW at ± 5V.
High speed multiplying input slew ra	te 8 mA / µ sec.
Interfaces directly with TTL, DTL and	f CMOS logic levels.

3.1.1.2 Pin Configuration and Functional Block Diagram

 The pin configuration and functional block diagram of DAC 0808 are as shown in Figs. 3.1.1(a) and (b) respectively.





The internal block diagram shows that DAC 0808 consists of R-2R ladder along with current switches and reference current amplifier.

UNIT - III

- A_1 to A_8 are the 8-digital input lines with A_1 as the most significant bit and A_8 as the least significant bit.
- The analog output is available in the form of current I_o , therefore we need to use an external current to voltage converter if the analog output in the form of voltage is required.
- DAC 0808 requires a dual polarity (±) supply voltage, typically ± 15V, for its operation. The reference voltage can be either positive or negative.

- An external reference voltage should be applied to either V_{REF} (+) or V_{REF} (--) depending on the polarity of reference voltage.





3.1.2 Interfacing DAC to 8051

Q. Interface DAC 0808 to 8051 microcontroller with timing diagram.

Fig. 3.1.2 shows the interfacing of DAC 0808 to 8051.

The **output of DAC** is a current which is converted into voltage using opamp based current-to-voltage (I-V) converter.

_

Parallel Port Interfacing-II



The analog output current I _{out} of the DAC
depends on the I_{ref} flowing into the V_{ref} terminal
and the status of the D_0 – D_7 bits. It is
expressed as,
$I_{out} = I_{ref} \left(\frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256} \right)$
here, $D_7 = MSB$
$I_{\rm ref}$ depends on $V_{\rm ref}$ voltage and the resistors
$K\Omega$ and 1.5 K Ω connected.
$I_{ref} = \frac{V_{ref}}{1 \text{ K} + 1.5 \text{ K}} = \frac{5 \text{ V}}{2.5 \text{ K}\Omega} = 2 \text{ mA}$
If $D_0 - D_7 = FFH$ then
$I_{out} = 2 \text{ mA} \times \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256}\right)$
$= 2 \text{ mA} \times \frac{255}{256}$
= 1.99 mA
$V_{out} = 1.99 \text{ mA} \times 5 \text{ K}\Omega$
= 9.96 V
If $D_0 - D_7 = 80$ H then
$I_{out} = 2 \text{ mA} \times \left(\frac{1}{2} + \frac{0}{4} + \frac{0}{8} + \frac{0}{16} + \frac{0}{32} + \frac{0}{64} + \frac{0}{128} + \frac{0}{256}\right)$
= 1 mA
$V_{out} = 1 \text{ mA} \times 5 \text{ K}\Omega = 5 \text{ V}$
If $D_7 - D_0 = 00$ H then $I_{out} = 0$, $V_{out} = 0V$
DAC is commonly used in waveform
neration as shown in examples.
3.1.1 Lab Assignment

Design a 8051 based system to interface DAC. Write the C and an assembly language programs to generate.

- Triangular wave (i)
- (ii) Sinusoidal wave
- (iii) Trapezoidal wave



(i) Triangular wave generation

Algorithm

Soln. :

Main Program

- **Step I** : Initialize port 1 to all 0s
- **Step II** : Increment the data in P1 till it reaches the maximum i.e. FFH.
- Step III : Once it reaches the maximum, decrement the data in P1 till it reaches minimum i.e. 00H.

Assembly program

Label	Instruction	Comments
	ORG 0000H	
	LJMP START	
	ORG 0100H	
START :	MOV A, #00H	Initialise Port 1 to all 0's
HERE :	MOV P1, A	
	INC A	
	CJNE A, #0FFH,HERE	Increment the data in port 1 till it reaches the maximum i.e. FFH
NXT:	MOV P1, A	
1	DEC A	
	CJNE A, #00H,NXT	Once it reaches maximum, decrement the data in P1 till it reaches minimum i.e. 00H
	SJMP HERE	
•	END	

Parallel Port Interfacing-II



3-4

(ii) Sinusoidal wave generation

We need to calculate the values for sinusoidal waveform between 00H and FFH. This is done by the following table. Here we have divided the entire cycle of 360° into 48 parts each of incremental 7.5° . Hence the angles are 0°, 7.5° , 15° , 22.5°

We cannot have negative voltage in the output of our microcontroller. Hence for Sin 0, we need the output to be in centre i.e. 2.5V, treating it as x-axis. Hence we add 2.5V to every calculation as seen in the fourth row of the table below. Then we find the corresponding value for each voltage by multiplying it with the maximum count and dividing it by maximum voltage as given in the fifth column of the table.

Note: If you still reduce the step size from 7.5° , you may get a better waveform. For the program in assembly, we have taken the angles at an interval of 30° . This gives less accurate output.

Calculation of array elements

Sr. No.	Ángle in degrees (θ)	sin (0)	Count = 2.5+(2.5 * sin θ)	count*256/5
0	0	0	2.5	128
1	7.5	0.130578428	2.826446071	145
2	15 🦯	0.258920827	3.147302068	161
.13	22.5	0.382829457	3.457073643	177
4	30	0.500182502	3.750456255	192
5	37.5	0.608970405	4.022426013	206
6	45	0.707330278	4.268325695	219
7	52.5	0.793577803	4.483944508	230
8	60 .	0.866236075	4.665590188	239
9	67.5	0.924060891	4.810152227	246
10	75	0.966062056	4.915155141	252
11	82.5	0.991520342	4.978800856	255
12	90	0.9999998	4.9999995	256
13	97.5	0.991355227	4.978388068	255
14	105	0.965734654	4.914336634	252
15	112.5	0.923576807	4.808942018	246
16	120	0.8656036	4.664008999	239
17	127.5	0.792807767	4.482019417	229

St

St

3-5

Parallel Port Interfacing-II

Sr. No.	Angle in degrees (θ)	sin (0)	Count = 2.5+(2.5 * sin θ)	count*256/5	Assemb Label
18	135	0.706435867	4.266089666	218	
19	142.5	0.607966935	4.019917336	206	
20	150	0.499087156	3.74771789	192	
21	157.5	0.381660992	3.45415248	177	START:
22	165	0.257699252	3.144248131	161	
23	172.5	0.129324662	2.823311654	145	
24	180	0.001264489	2.496838778	128	
25	187.5	0.131831986	2.170420034	. 111	
26	195	0.260141988	1.849645029	95	
27	202.5	-0.38399731	1.540006725	79	
28	210	0.501277049	1.246807379	64	
29	217.5	0.609972902	0.975067745	50	
30	225	0.708223559	0.729441104	37	
31	232.5	0.794346571	0.514133573	26	
32	240	0.866867165	0.332832087	17	
33	247.5	0.924543497	0.188641258	10	
34	255	0.966387914	0.084030214	4	
35	262.5	0.991683872	0.02079032	1	
36	270	0.999998201	4.9999	256	
37	277.5	0.991188527	0.022028682	1	
38	285	0.965405707	0.086485732	4	
39	292.5	0.923091247	0.192271883	10	
40	300	-0.86496974	0.337575649	17	
41	307.5	0.792036463	0.519908843	27	
42	315	0.705540326	0.736149186	38	-[
43	322.5	0.606962492	0.98259377	50	
44	330	0.497991012	1.25502247	64	
45	337.5	0.380491917	1.548770208	79	
46	345	0.256477265	1.858806837	95	
47	352.5	0.128070688	2.17982328	112	
48	360	0.002528976	2.50632244	128	

Algorithm

(A) Main Program

- Step I: Initialize data according to the above
tableStep II: Issue the data one by one from the
array.
- Step III : Repeat the above step continuously to get a continuous waveform

Assem	bly Program	
Label	Instruction	Comments
	ORG 0000H	
	LJMP START	
	ORG 0100	
START:	MOV R0, #30H	data according to above calculation
	MOV @R0, #128	
	INC R0	
	MOV @R0, #192	
	INC R0	
	MOV @R0, #238	
	INC R0	
	MOV @R0, #255	
	INC R0	
	MOV @ R0, #238	
	INC R0	
	MOV @R0, #192	
	INC R0	
	MOV @R0, #128	
	INC R0	
	MOV @R0, #64	
	INC R0	
ji e e	MOV @R0, #17	
	INC R0	
- 1	MOV @R0, #0	
	INC R0	
2	MOV @R0, #17	
	INC R0	
	MOV @R0, #64	
	MOV R0, #30H	
HERE:	MOV P1, @R0	Issue the data one by one from the array
	INC R0	
. •	CJNE R0, #3CH,HERE	If last data is issued, repeat the procedure from beginning
	MOV R0, #30H	
	SJMP HERE	
	END	





3-6

(iii) Trapezoidal wave generation Algorithm

- Step I : Initialize port 1 to all 0s
- **Step II** : Increment the data in P1 till it reaches the maximum i.e. FFH
- Step III : Small software delay for flat top
- Step IV : Once it reaches the maximum, decrement the data in P1 till it reaches minimum i.e. 00H
- Step V : Small software delay for flat bottom

Assembly Program

Label	Instruction	Comments
	ORG 0000H	
	LJMP START	
	ORG 0100H	
START:	MOV A, #00H	Initialize Port 1 to all 0's
HERE:	MOV R7, #0FFH	Small software delay for flat top
HERE1:	DJNZ R7, HERE1	

Label	Instruction	Comments
AGAIN:	MOV P1, A	
	INC A	
	CJNE A, #OFFH,AGAIN	Increment the data in port 1 till it reaches the maximum i.e. FFH
1	MOV R7; #0FFH	Small software delay for flat bottom
HERE2:	DJNZ R7, HERE2	
NXT:		
	MOV P1, A	
	DEC A	
-	CJNE A, #00H,NXT	Once it reaches maximum, decrement the data in P1 till it reaches minimum i.e. 00H
	SJMP HERE	
	END	· · ·

Ex. Dra anc obta

Þ

Ou

Sol Pro







Ex. 3.1.2

Draw the hardware interfacing connections between 8051 and DAC0808. Write an assembly language program to obtain a five step staircase waveform at analog output of DAC.



Soln.: For interfacing diagram, refer Fig. P. 3.1.1./ Program :

Label	Instruction
L1 :	MOV DPTR, #Table
	MOV R2, #Count
BACK :	CLR A
	MOVC A, @A+DPTR
	MOV P1, A
	INC DPTR
	DJNZ R2, BACK
	SJMP L1
	ORG 0100 H
	Table dB 01H, 02H, 03H, 04H, 05H, 04H, 03H, 02H, 01H

Ex. 3.1.3

Write an assembly language program for square wave generation.

OR

Draw the block diagram for interfacing DAC 0808 with 8051 microcontroller. Write an assembly language program to generate square wave.

Soln. : A square wave has only two amplitudes, a minimum say 0 V (00H) and a maximum of 10 V (FFH). To generate square wave we have to output 00H and then FFH to Port 1 of 8051. The Port 1 is connected as input to DAC 0808. According to the frequency requirement delay is provided between the outputs. Fig. P. 3.1.1 shows the interfacing diagram for a 1 KHz square assuming 50% duty cycle, the time period.

$$T = \frac{1}{c} = 1 \text{ ms and } T_{ON} = T_{OFF} = 0.5 \text{ ms}$$

Assembly Program

Label	instruction	Comments
AGAIN :	MOV A, #00H	
	MOV P1, A	Output low
1	ACALL DELAY	0.5 ms delay
	MOV A, #0FFH	
	MOV P1, A	Output high
	ACALL DELAY	-
	SJMP AGAIN	1
DELAY :	MOV R0, #0FFH	
HERE :	DJNZ R0, HERE	
	RET	
	END	

Parallel Port Interfacing-II

F

Γ

ti

£

Ex. 3.1.4

Write a program to generate a sawtooth waveform for 8051. Draw flowchart.

Soln.: The interfacing diagram is same as shown in Fig. P. 3.1.1. A sawtooth (ramp) waveform is shown in Fig. P. 3.1.4. It has an amplitude that is continuously increasing to maximum value.

max7 / / /	

Fig. P. 3.1.4 : Sawtooth waveform

From an initial value say 00H, the value at P1 is continuously incremented. (P1 increments from 00 to FFH and the next increment makes FFH to 00H. Thus, a sawtooth waveform is generated)

Assembly Program



Syllabus Topic : Interfacing of Temperature Sensor (LM35)

3.2 Interfacing of Temperature Sensor (LM35)

- Temperature is the most-measured process variable in industrial automation. Most commonly, a temperature sensor is used to convert temperature value to an electrical value. Temperature Sensors are the key to read temperatures correctly and to control temperature in industrials applications.
- The LM34 are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Fahrenheit temperature.
- The LM35 are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature.
- The LM34/LM35 thus has an advantage over linear temperature sensors calibrated in

degrees Kelvin, as the user is not required to subtract a large constant voltage from its output to obtain convenient Fahrenheit scaling.
LM35 does not require any external calibration or trimming to provide typical accuracies of ±1/4°C at room temperature and ± 3/4°C over a full -55 to +150°C temperature range.

The LM35 is rated to operate over $a - 55^{\circ}C$ to $+150^{\circ}C$ temperature range.

As shown in the Fig. 3.2.1the for connection LM35 is very simple. Also the output scale is linear with а change of 10mV/°C.



Fig. 3.2.1 : Circuit diagram for the LM35 basic temperature sensor (+2° C to +150° C)

Ex. 3.2.1

Assume P1 is an i/p port connected to a temperature sensor. Write a program to read the temperature and test it for the value 75. According to the rest results, place the temperature value into the resisters indicated by the following :

If T = 75 then A = 75 ; If T < 75 then R1 = T ;

If T > 75 then R2 = T

Soln. :

Label	Instruction	Comments
	MOV P1,#0xFF	Initialize port 1 as input port
	MOV R7,P1	Read temperature from port 1 to the register R7
	CJNE R7,#0x4B,nxt	Compare R7 with 75 (4BH)
	MOV A,R7	Move the data in acc. if temperature is 75
	SJMP over	
nxt:	JNC over1	Check if temperature reading is greater than 75
	MOV R1,R7	If less than 75, move the temperature in R1
	SJMP over	
over1:	MOV R2,R7	If more than 75, move the temperature in R1
over:	SJMP over	

Ex. 3.2.2

Initialize port 0 as an input port and write a program to read the temperature from temperature sensor connected to P0.

Soln. :

1000032	A SUPPORT OF SUPER-	10. A 6000 (0. 10. 10. 2	COMPANY COMPANY	1000 March 1	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	000 No. Co. 200	and the second s		Sec. 26. 2
1.1	017 00	HOTITIT	•	7 r	And a second	• •	SA 600 0.00	S. 2000	2.3573.2.3
E VI		#()		ontig	ire nori	U as in	DBI DO	T	1000
and the second	~ • • • •		The Constant of the	\sim	1	100 / 100 AV	E	Convent.	20022
							20/02/20235		1. M. S. C. C. C.
10000	A++ + +		AND				A	· · · ·	862-385-
EW1			Collection and a second second	sead t	he temp	erature	tram	ontil	00000
100.00	· · · · · ·		10.00 CO. 10.00	Concerne -			AT COTT	JULLO	10000

and a start of the second start start in the second start is the second start in the second start is the s

ان کیل این در این میشود. معرف میراند میرو می از این میرو میرو میرو میرود. معرف میرون میرو می از این میرو میرو این میرو میرو این

Ex. 3.2.3

Design a 8051 based system to interface LM35 using ADC. Write the corresponding Assembly program to display the temperature on LCD.



Fig. P. 3.2.3 : Interface diagram

Part (b) Program	Step V : Issue pulse on ALE to latch the
Algorithm	address.
A) Main Program	Step VI : Initialize the LOD. Step VII : Wait for some software delay after
Step I : Initialize Port 1 as input port.	power up for display to stabilize.
Step II : Initialize pin used for End of conversion (EOC) as input.	Step VIII : Initialize the LCD by giving the instruction 0x38 to the command
Step III : Clear the OE (used for read), start (that indicates start of convention to	subroutine.
ADC) and ALE (used to latch the	Step IX : Wait for small software delay.
address).	Step X : Issue the command 0x0E to
Step IV : Issue the address of channel 0 on the CBA pins.	command subroutine for display on, cursor on.
	Step XI : Wait for small software delay.

	Microcon	trollers (SPPU-E&TC)	3-1	0		Parallel Port Interfacing-II
na successiones Sector successiones	Step XII	; Issue the comman	d 0x01 for clearing	D) Rea	dy subroutine	
	n 1986-1997 - Standord Maria, 1997 1987 - Standord Maria, 1987 1987 - Standord Maria,	display to comman	nd subroutine.	Sten I	: Make the b	ousy pin (i.e. data bus
	Step XIII	: Wait for small sof	ware delay.		bit $7) =$	'1', to program the
	Step XIV	: Issue the comman	nd 0x06 for making		correspondin	g port pin of 8051 as
		LCD in incremen	t mode i.e. cursor		input port.	
		should increme	nt after every	Step II	: Make RS = ')' to indicate instruction.
		character is wri	tten to command	p		•••••••••••••••••••••••••••••••••••••••
	~	subroutine.		Step III	: Make R/W =	: '1', to indicate read.
	Step XV	: Wait for small soft	cware delay.	Step IV	: Make $E = 0$	
	Step XVI	: Issue the com	mand 0x80 (to	Step V	: Make E = 1	
		command subrout	ine), to position the	Step VI	: Check if bu	sy pin = '0'. If it is '1',
		cursor at 1st line	ist character.		indicates LC	D is busy, hence again
	Step XVII	: Issue start of conv	ersion.		make $E = 0$, then $E = 1$ and check
	Step XVIII	: Wait for EOC to	become 0 and then		busy pin. I	Repeat this until busy
		wait for it to become	ne 1. This indicates		pin = 0.	· · · · · ·
		conversion.	completed the	Step VII	: Return.	
	Step XIX	: Calculate the digi	ts and display it on	Assembly	Program	
		LCD.		Label	Instruction	Comments
	Step XX	: Also display the u	nit of temperature.		ORG 0000H	
	B) Comn	nand subroutine	κ.		LJMP Start	
	Step I :	Give the instruct	ion to the port us of the LCD.		ORG 0100H	Function to write the command to LCD
	Sten II :	Make $BS = 0^\circ$ to in	dicate instruction	COMMAND:		
		Make $RS = 0$, to m	in diasta muita		MOV P2, R3	Write the command on the Port 2 so as to issue it to LCD.
	step III :	Maxe R/W = 0, to	indicate write.		CLR P1.0	RS=0, Indicates instruction.
	Step IV :	Make $E = 1'$	To give a		CLR P1.1	RW=0, Indicates Write.
			high-to-low		SETB P1.2	A high to low pulse on en pin to
	Step V :	Wait for 120 µsec.	\succ pulse on E pin			latch the command
			so as			
	Step VI :	Make E = '0'	to latch the			Wait for some time, software
			command			delav
	Step VII :	Return.		1.46	RET	
	C) Data s	subroutine			ORG 0200H	
	Step I :	Check if LCD is	ready by calling	DISPLAY:		Function to write data to LCD
		ready subroutine.			LCALL READY	Check if the LCD is ready by calling the ready function.
	Step II :	the data bus of the l	LCD.		MOV P2, R3	Write the data on the Port 2 so that it is given to the LCD.
	Step III :	Make $RS = '1'$, to inc	dicate data	-	SETB P1.0	RS=1, Indicates data.
	Stop 17	Maha DAT (0) +	ndicato unito		CLR P1.1	RW=0, Indicates Write.
	Step IV :	Make $W = 0$, to t			SETB P1.2	A high to low pulse on en pin to
	step v :	Make $\mathbf{E} = 1$	10 give a			
			nign-to-low		CLB P1 2	
	Step VI :	Wait for 120 µsec.	≻ pulse on E pin		LCALL DELAY	Wait for some time, software
			so as			delay
	Step VII :	Make $\mathbf{E} = 0$	to latch the		RET	
			data		ORG 0300H	Function to check if LCD is
	Step VIII :	Return				busy of ready.

3-11

Parallel Port Interfacing-II

READY: SETB P2.7 Making the P2.7 pin as input pin by writing a'1' on t. CLR P1.0 RS=0, Indicates instruction and not data SETB P1.1 RW=1, Indicates read and not write WAIT: CLR P1.2 A low to high going pulse on en pin. LCALL DELAY SETB P1.2 JB P2.7, WAIT Wait till the LCD is busy. RET ORG 0400H DELAY: A subroutine to implement small software delay MOV R5, #1CH RET ORG 1000H Start: MOV R5, #0FFH Wait for some time for LCD to stabilize when power-on. AGAINI: DJNZ R5,REP RET ORG 1000H Start: MOV R5, #0FFH AGAINI: DJNZ R5,AGAIN DJNZ R4,AGAIN1 MOV R3, #38H MOV R3, #0FH Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0H MOV R3, #0H Issue the command to display on, cursor on and cursor blinking. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written.	Label	Instruction	Comments
CLR P1.0 RS=0, Indicates instruction and not data SETB P1.1 RW=1, Indicates read and not write WAIT: CLR P1.2 A low to high going pulse on en pin. LCALL DELAY SETB P1.2 JB P2.7, WAIT Wait till the LCD is busy. RET ORG 0400H DELAY: A subroutine to implement small software delay MOV R5, #1CH RET ORG 1000H Start: MOV R5, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH MGV R5, #0FFH Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #38H MOV R3, #0FH Issue the command to display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0H MOV R3, #0H Issue the command to position increment cursor position on every character written. LCALL COMMAND Issue the command to position on line 1. MOV R3, #0H Issue the command to increment cursor position on every character written. LCALL COMMAND Issue the command to position on every character written. MOV R3, #0H	READY:	SETB P2.7	Making the P2.7 pin as input pin by writing a'1' on t.
SETB P1.1 RW=1, Indicates read and not write WAIT: CLR P1.2 A low to high going pulse on en pin. LCALL DELAY SETB P1.2 JB P2.7, WAIT Wait till the LCD is busy. RET ORG 0400H DELAY: A subroutine to implement small software delay MOV R5, #1CH RET ORG 1000H Start: MCV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue		CLR P1.0	RS=0, Indicates instruction and not data
WAIT: CLR P1.2 A low to high going pulse on enpin. LCALL DELAY SETB P1.2 JB P2.7, WAIT Wait till the LCD is busy. RET ORG 0400H A subroutine to implement small software delay MOV R5, #1CH A subroutine to implement. REP: DJNZ R5, REP A stable command to interplement. RET ORG 1000H Start: MOV R5, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1 MOV R3, #0FFH UNZ R4, AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #01H MOV R3, #01H Issue the command to clear display. LCALL COMMAND MOV R3, #06H MOV R3, #06H Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAN		SETB P1.1	RW=1, Indicates read and not write
LCALL DELAY SETB P1.2 JB P2.7, WAIT Wait till the LCD is busy. RET ORG 0400H DELAY: A subroutine to implement small software delay MOV R5, #1CH REP: DJNZ R5, REP RET ORG 1000H Start: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH AGAIN1: DJNZ R5, AGAIN DJNZ R4, AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #06H MOV R3, #06H Issue the command to clear display. LCALL COMMAND Issue the command to position increment cursor position on every character written. LCALL COMMAND Issue the command to position the cursor on the first position on line 1. MOV R3, #80H Iccall COMAND LCALL COMMAND MOV P1, #0FFH MOV R3, #80H Iccall CALL COMMAND MOV R3, #80H Iccall COL P1.3 CLR P1.3 <t< td=""><td>WAIT:</td><td>CLR P1.2</td><td>A low to high going pulse on en pin.</td></t<>	WAIT:	CLR P1.2	A low to high going pulse on en pin.
SETB P1.2 JB P2.7, WAIT Wait till the LCD is busy. RET ORG 0400H DELAY: A subroutine to implement small software delay MOV R5, #1CH REP: DJNZ R5,REP RET ORG 1000H Start: MOV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1: DJNZ R5, AGAIN DJNZ R4,AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0H MOV R3, #0H Issue the command to clear display. LCALL COMMAND MOV R3, #0H MOV R3, #0H Issue the command to position on every character written. LCALL COMMAND Issue the command to position on in ine 1. MOV R3, #80H LCALL COMMAND MOV R1, #0FFH P1 as input SETB P3.0 EOC as input		LCALL DELAY	
JB P2.7, WAIT Wait till the LCD is busy. RET ORG 0400H DELAY: A subroutine to implement small software delay MOV R5, #1CH REP: DJNZ R5,REP RET ORG 1000H Start: MOV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1: MOV R3, #0FFH AGAIN1: DJNZ R5, AGAIN DJNZ R4,AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0H MOV R3, #0H Issue the command to clear display. LCALL COMMAND Increment cursor position on every character written. LCALL COMMAND Issue the command to position on increment cursor on the first position on line 1. MOV R3, #80H Issue the command to position on ine 1. MOV R3, #80H Issue the command to position on line 1. MOV R3, #80H Issue the command to clear OE CLR P1.3 CLALL COMMAND MOV R2 R40E MOV R3, #80H Issue the command to clear		SETB P1.2	
RET ORG 0400H DELAY: A subroutine to implement small software delay MOV R5, #1CH RET REP: DJNZ R5,REP RET ORG 1000H Start: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH AGAIN1: DJNZ R5,AGAIN DJNZ R4,AGAIN1 Issue the command to initialize 16 × 2 LCD. LCALL COMMAND Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to position on every character written. LCALL COMMAND Issue the command to position on increment cursor position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on line 1. MOV R3, #80H LCALL COMMAND MOV R3, #10FFH P1 as input		JB P2.7, WAIT	Wait till the LCD is busy.
ORG 0400H A subroutine to implement small software delay MOV R5, #1CH RET REP: DJNZ R5,REP RET ORG 1000H Start: MOV R4, #0FFH Valit for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH AGAIN1: DJNZ R5,AGAIN DJNZ R4,AGAIN1 Issue the command to initialize 16 × 2 LCD. LCALL COMMAND Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #06H MOV R3, #06H Issue the command to increment cursor position on every character written. LCALL COMMAND Issue the command to position on line 1. MOV R3, #80H LCALL COMMAND MOV R3, #80H Issue the command to position on line 1. MOV R3, #80H IcALL COMMAND MOV R3, #80H IcALL COMMAND MOV R3, #10FFH P1 as input SETB P3.0 EOC as input		RET	
DELAY: A subroutine to implement small software delay MOV R5, #1CH REP: DJNZ R5,REP RET ORG 1000H Start: MOV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1: MOV R5, #0FFH AGAIN1: DJNZ R5,AGAIN DJNZ R4,AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0FH MOV R3, #01H Issue the command to clear display. LCALL COMMAND MOV R3, #06H MOV R3, #06H Issue the command to increment cursor position on every character written. LCALL COMMAND Issue the command to position increment cursor on the first position on line 1. MOV R3, #80H Issue the command to position the cursor on the first position on line 1. MOV P1, #0FFH P1 as input SETB P3.0 EOC as input CLR P1.3 Clear ALE CLR P1.5 Select Channel 0 CLR P1.6 CLR P1.6 CLR P1.3 Latch addresss		ORG 0400H	
MOV R5, #1CH REP: DJNZ R5,REP RET ORG 1000H Start: MOV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1 AGAIN2 DJNZ R5,AGAIN DJNZ R4,AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. Iccall COMMAND MOV R3, #06H Issue the command to clear display. Iccall COMMAND MOV R3, #06H Issue the command to position on every character written. Iccall COMMAND MOV R3, #06H Issue the command to position on ine 1. MOV R3, #06H Issue the command to position on EVERY character written. LCALL COMMAND Issue the command to position on EVERY character written. IcCALL COMMAND Issue the command to position on Ine 1. MOV R3, #80H IcCALL COMMAND Issue the command to position on Ine 1. MOV P1, #0FFH P1 as input SETB P3.0 EOC as input CLR P1.3 Clear AL	DELAY:		A subroutine to implement small software delay
REP: DJNZ R5,REP RET ORG 1000H Start: MOV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1 AGAIN: DJNZ R5,AGAIN DJNZ R4,AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #06H Issue the command to clear display. LCALL COMMAND Issue the command to clear display. Iccall command to clear display. LCALL COMMAND Issue the command to clear display. Iccall command to clear display. LCALL COMMAND Issue the command to position on every character written. IcCALL COMMAND MOV R3, #80H Iccall COMMAND Issue the command to position on ine 1. MOV R3, #80H IcCALL COMMAND Issue the command to position on line 1. MOV P1, #0FFH P1 as input SETB P3.0 EOC as input CLR P1.3 Clear ALE CLR P1.5 <td< td=""><td></td><td>MOV R5, #1CH</td><td></td></td<>		MOV R5, #1CH	
RET ORG 1000H Start: MOV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1 AGAIN2: DJNZ R5,AGAIN DJNZ R4,AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #06H Issue the command to position on every character written. LCALL COMMAND Issue the command to position on ine 1. MOV R3, #80H LCALL COMMAND LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position the cursor on the first position on line 1. MOV R3, #80H LCALL COMMAND MOV P1, #0FFH P1 as input SETB P3.0 EOC as input CLR P1.3 Clear ALE CLR P1.5 Select Channel 0 CLR P1.6 CLR P1.7 LCALL DELAY SETB P1.3 Latch address	REP:	DJNZ R5, REP	
ORG 1000H Start: MOV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1 AGAIN1: DJNZ R5,AGAIN DJNZ R4,AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #01H Issue the command to clear display. LCALL COMMAND MOV R3, #06H Issue the command to clear display. LCALL COMMAND MOV R3, #06H Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position the cursor on the first position on every character written. MOV R3, #80H LCALL COMMAND MOV P1, #0FFH P1 as input SETB P3.0 EOC as input CLR P1.3 Clear ALE CLR P1.5 Select Channel 0 <td></td> <td>RET</td> <td></td>		RET	
Start: MOV R4, #0FFH Wait for some time for LCD to stabilize when power-on. AGAIN1: MOV R5, #0FFH AGAIN1 AGAIN1: DJNZ R4,AGAIN1 DJNZ R4,AGAIN1 MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND MOV R3, #0FH Issue the command to clear display. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on ince 1. MOV R3, #80H Issue the command to position on every character written. LCALL COMMAND Issue the command to position on the first position on line 1. MOV R3, #80H ICALL COMMAND MOV R3, #80H ICALL COMMAND MOV R3, #80H ICALL COMMAND MOV P1, #0FFH P1 as input SETB P3.0 EOC as input CLR P1.3 Clear ALE CL		ORG 1000H	
AGAIN1: MOV R5, #0FFH AGAIN: DJNZ R5,AGAIN DJNZ R4,AGAIN1 MOV R3, #38H MOV R3, #38H Issue the command to initialize 16 × 2 LCD. LCALL COMMAND MOV R3, #0FH MOV R3, #0FH Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND MOV R3, #01H MOV R3, #01H Issue the command to clear display. LCALL COMMAND MOV R3, #06H MOV R3, #06H Issue the command to increment cursor position on every character written. LCALL COMMAND Issue the command to position the cursor on the first position on ine 1. MOV R3, #80H Issue the command to position the cursor on the first position on line 1. MOV R3, #80H Issue the command to position the cursor on the first position on line 1. MOV R3, #80H Issue the command to position the cursor on the first position on line 1. MOV P1, #0FFH P1 as input SETB P3.0 EOC as input CLR P1.3 Clear ALE CLR P1.5 Select Channel 0 CLR P1.7 ICALL DELAY SETB P1.3 Latch address LCALL DELAY CLR P1.3	Start:	MOV R4, #0FFH	Wait for some time for LCD to stabilize when power-on.
AGAIN: DJNZ R5,AGAIN DJNZ R4,AGAIN1 Issue the command to initialize 16 × 2 LCD. LCALL COMMAND Issue the command for display on, cursor on and cursor blinking. LCALL COMMAND Issue the command to clear display. LCALL COMMAND MOV R3, #01H MOV R3, #01H Issue the command to clear display. LCALL COMMAND MOV R3, #06H MOV R3, #06H Issue the command to increment cursor position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on every character written. LCALL COMMAND Issue the command to position on ine 1. MOV R3, #80H Issue the command to position on line 1. MOV R3, #80H Issue the command to position on line 1. MOV P1, #0FFH P1 as input SETB P3.0 EOC as input CLR P1.3 Clear ALE CLR P1.5 Select Channel 0 CLR P1.7 ICALL DELAY SETB P1.3 Latch address LCALL DELAY CLR P1.3	AGAIN1:	MOV R5, #0FFH	
DJNZ R4,AGAIN1MOV R3, #38HIssue the command to initialize 16 × 2 LCD.LCALL COMMANDIssue the command for display on, cursor on and cursor blinking.LCALL COMMANDIssue the command to clear display.MOV R3, #01HIssue the command to clear display.LCALL COMMANDMOV R3, #01HMOV R3, #06HIssue the command to increment cursor position on every character written.LCALL COMMANDIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HCCALL COMMANDLCALL COMMANDIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIcol COMMANDLCALL COMMANDClear ALECLR P1.3Clear ALECLR P1.3Clear OECLR P1.5Select Channel 0CLR P1.7Icol DELAYSETB P1.3Latch addressLCALL DELAYCLR P1.3	AGAIN:	DJNZ R5, AGAIN	
MOV R3, #38HIssue the command to initialize 16 × 2 LCD.LCALL COMMANDIssue the command for display on, cursor on and cursor blinking.LCALL COMMANDMOV R3, #0FHMOV R3, #01HIssue the command to clear display.LCALL COMMANDIssue the command to clear display.MOV R3, #06HIssue the command to increment cursor position on every character written.LCALL COMMANDIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P1.5Select Channel 0CLR P1.7IcALL DELAYSETB P1.3Latch addressLCALL DELAYCLR P1.3		DJNZ R4, AGAIN1	
LCALL COMMANDMOV R3, #0FHIssue the command for display on, cursor on and cursor blinking.LCALL COMMANDMOV R3, #01HMOV R3, #01HIssue the command to clear display.LCALL COMMANDMOV R3, #06HMOV R3, #06HIssue the command to increment cursor position on every character written.LCALL COMMANDIssue the command to position on increment cursor position on every character written.LCALL COMMANDIssue the command to position on line 1.MOV R3, #80HIssue the command to position on line 1.MOV R3, #80HCALL COMMANDMOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYLatch addressLCALL DELAYCLR P1.3		MOV R3, #38H	Issue the command to initialize 16×2 LCD.
MOV R3, #0FHIssue the command for display on, cursor on and cursor blinking.LCALL COMMANDMOV R3, #01HMOV R3, #01HIssue the command to clear display.LCALL COMMANDIssue the command to o increment cursor position on every character written.LCALL COMMANDIssue the command to position increment cursor position on every character written.LCALL COMMANDIssue the command to position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position the cursor on the f	•	LCALL COMMAND	·. ·
LCALL COMMANDMOV R3, #01HIssue the command to clear display.LCALL COMMANDMOV R3, #06HIssue the command to increment cursor position on every character written.LCALL COMMANDIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYSETB P1.3SETB P1.3Latch addressLCALL DELAYCLR P1.3		MOV R3, #0FH	Issue the command for display on, cursor on and cursor blinking.
MOV R3, #01HIssue the command to clear display.LCALL COMMANDIssue the command to increment cursor position on every character written.LCALL COMMANDIssue the command to position the cursor on the first position on line 1.LCALL COMMANDIssue the command to position the cursor on the first position 		LCALL COMMAND	
LCALL COMMANDMOV R3, #06HIssue the command to increment cursor position on every character written.LCALL COMMANDIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P1.3Clear OECLR P1.5Select Channel 0CLR P1.7ICALL DELAYSETB P1.3Latch addressLCALL DELAYCLR P1.3		MOV R3, #01H	Issue the command to clear display.
MOV R3, #06HIssue the command to increment cursor position on every character written.LCALL COMMANDIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P1.3Clear OECLR P1.5Select Channel 0CLR P1.6Issue the addressLCALL DELAYIstch addressLCALL DELAYIstch addressCLR P1.3Istch address		LCALL COMMAND	
increment cursor position on every character written.LCALL COMMANDIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position the cursor on the first position on line 1.MOV R3, #80HIssue the command to position on line 1.MOV R3, #80HIssue the command to position on line 1.MOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P3.1Clear OECLR P1.5Select Channel 0CLR P1.6Issue the addressCLR DELAYIssue the addressLCALL DELAYIssue the addressLCALL DELAYIssue the addressCLR P1.3Ister address		MOV R3, #06H	Issue the command to
LCALL COMMANDIssue the command to position the cursor on the first position on line 1.MOV R3, #80H			increment cursor position on </td
MOV R3, #80HLCALL COMMANDMOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P3.1Clear OECLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYSETB P1.3SETB P1.3Latch addressLCALL DELAYCLR P1.3		LCALL COMMAND	Issue the command to position the cursor on the first position on line 1.
LCALL COMMANDMOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P3.1Clear OECLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYSETB P1.3SETB P1.3Latch addressLCALL DELAYCLR P1.3		MOV R3, #80H	r
MOV P1, #0FFHP1 as inputSETB P3.0EOC as inputCLR P1.3Clear ALECLR P3.1Clear OECLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYSETB P1.3SETB P1.3Latch addressLCALL DELAYCLR P1.3	•	LCALL COMMAND	1
SETB P3.0EOC as inputCLR P1.3Clear ALECLR P3.1Clear OECLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYSETB P1.3LCALL DELAYLatch addressLCALL DELAYCLR P1.3		MOV P1, #0FFH	P1 as input
CLR P1.3Clear ALECLR P3.1Clear OECLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYSETB P1.3LCALL DELAYLatch addressLCALL DELAYCLR P1.3		SETB P3.0	EOC as input
CLR P3.1Clear OECLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYSETB P1.3Latch addressLCALL DELAYCLR P1.3		CĽR P1.3	Clear ALE
CLR P1.5Select Channel 0CLR P1.6CLR P1.7LCALL DELAYSETB P1.3Latch addressLCALL DELAYCLR P1.3	·	CLR P3.1	Clear OE
CLR P1.6 CLR P1.7 LCALL DELAY SETB P1.3 LCALL DELAY CLR P1.3 CLR P1.3		CLR P1.5	Select Channel 0
CLR P1.7 LCALL DELAY SETB P1.3 LCALL DELAY CLR P1.3	1. A.	CLR P1.6	
LCALL DELAY SETB P1.3 Latch address LCALL DELAY CLR P1.3	·	CLR P1.7	
SETB P1.3 Latch address LCALL DELAY CLR P1.3		LCALL DELAY	
LCALL DELAY CLR P1.3		SETB P1.3	Latch address
CLR P1.3		LCALL DELAY	
		CLR P1.3	

Label	Instruction	Comments
HERE:	SETB P1.4	Start of conversion
AGAIN3:	JB P3.0, AGAIN3	
AGAIN4:	JNB P3.0, AGAIN4	Wait for end of conversion
	SETB P3.1	Enable read
	LCALL DELAY	
	MOV R7, P0	Take input from ADC
	CLR P3.1	Disable read
	MOV A, R7	
	MOV B, #100	Calculate and display the count
	DIV AB	
	MOV R3, A	
	LCALL DISPLAY	
	MOV A,B	
	MOV B, #10	
	DIV AB	
	MOV R3, A	
	LCALL DISPLAY	
	MOV R3, B	 Methods Methods
i i	LCALL DISPLAY	
	MOV R3, # º '	The count is directly in degree Celsius.
	LCALL DISPLAY	
	MOV R3, #'C'	
	LCALL DISPLAY	
	MOV R3, #0x80	
-	LCALL COMMAND	
. U	SJMP HERE	1 - 1
40 ⁷	END	

Syllabus Topic : Interfacing of Stepper Motor

3.3 Interfacing of Stepper Motor

- A stepper motor is a device that translates electrical pulses to mechanical movement. It is used in applications like robotics, dot matrix printers, disk drives for position control.
- Stepper motors have a permanent magnet rotor surrounded by a stator.
- Generally the stepper motors have four stator windings that are paired with a common center tap as shown in Fig. 3.3.1.
- Such a stepper motor is called as four phase or unipolar stepper motor.
- With the help of center tap the current direction in each of the two coils can be changed when a winding is grounded. This results in a polarity change of stator.





- The stator is responsible for the direction of rotation by the stator poles. The stator poles are determined by the current sent through the wire coils. As the direction of current is changed, the polarity is also changed causing the reverse motion of the stepper motor.
- The stepper motor has 6 leads, 4 leads representing four stator windings and 2 leads for 2 commons for the center tapped leads. On application of power to the stator the rotor rotates.
- There are many sequences for rotation. Each sequence has a different degree of precision.

Table 3.3.1 shows a 2 phase 4 step stepping sequence.

Table 3.3.1 : 4 step sequence (Full stepping sequence)

Step	Winding "A ₁	Winding A ₂	Winding A ₃	Winding A ₄	Counter clockwise
1	1	0	0	1	
2	1	1	0	0	T
3	0	1	.1	0	
4	0 .	<u>`0</u> .	1	1	

Clockwise

- Although we can start with any sequence, we must continue in proper order. e.g. if we start with step 2 then the sequence of steps is 3,4,1 etc.
- Although we can start with any sequence, we must continue is proper order. e.g. if we start with step 2 then the sequence of steps is 3,4,1 etc.

Step angle

 It is the minimum degree of rotation associated with a single step.

Table 3.3.2 gives some step angles.

Table 3.3.2 : Stepper motor step angles

Step angle	Steps per revolution
0.72	500
1.8	200
2.0	180
2.5	144
5.0	72
7.5	48
15	24

The total number of steps required to rotate one complete rotation of 350° is called as **steps per revolution**.

C 1	$rpm \times$	Steps	per	revolution
Steps per second =			60	

Ex. 3.3.1

Draw 8051 connection to stepper motor and code a program to continuously rotate it.

Soln. :

Fig P. 3.3.1 shows 8051 connection to stepper motor. The four leads of the stator winding are controlled by port 1 bits P1.0 - P1.3. The 8051 does not have sufficient current to drive the stepper motor windings. Hence, a driver like ULN 2003 is required to energize the stator.





Program :

Label	Instruction	Comments
	MOV A, #66 H	Load step sequence
L1:	MOV P1, A	Give sequence to motor
	RR A	Rotate right clockwise
	ACALL DELAY	Wait for sometime
	SJMP L1	- Continue doing
DELAY :	MOV R2, #100	
L3:	MOV R3, #255	

3-12

Label	Instruction	Comments
L2:	DJNZ R3, L2	
	DJNZ R2, L3	
	RET	

3.3.1 Four Step Sequence and 8 Step Sequence

- Table 3.3.1 shows 4 step sequence. As after switching four steps the same two windings will be 'on'.
- After completing four steps, the rotor moves only one tooth pitch. Hence, in a stepper motor with 180 steps per revolution, the rotor has 45 teeth as $4 \times 45 = 180$ steps are required to complete one revolution.
- The minimum step angle in function of number of teeth on rotor.
- The four step sequence is also called as **full stepping** sequence.
- To allow finer resolutions all stepper motors use an 8 step switching sequence. It is also called as half stepping.
- Each step is the half of the normal step angle. Table 3.3.3 shows a half stepping sequence.



Step	Winding A ₁	Winding A ₂	Winding A3	Winding A ₄	Counter clockwise
1	1	0	0	1	▲ ·
2	1	0	0	0	
3	1.	/ 1	. 0	0	
4	. 0	1	. 0	0	
5	0	1 -	1	0	
6	0	0	· 1	0	
7	0	Q	1	. 1	. ↓ ↓
8	0	0	0 .	、 1	Clockwise

3.3.2 Using Transistors as Drivers

Fig. 3.3.2 shows an interface to unipolar stepper motor using transistors.

- Diodes are used to reduce the back EMF spike created when the coils are energized and deenergized in the same manner as the electromechanical relays.
- TIP 120 Darlington transistors can be used to supply higher current to the motors.





3.3.3 Controlling Stepper Motor Via Opto-isolator



Fig. 3.3.3 : Controlling stepper motor with opto-isolator

The opto-isolators are widely used to isolate the stepper motors EMF voltage and keep it from damaging the microcontroller system.

Fig. 3.3.3 shows stepper motor control using opto-isolator

Ex. 3.3.2

Write an assembly program to rotate a motor 117° in clockwise direction. The motor has a step angle of 1.8° **Soln.**: 1 step = 1.8°

 $x \text{ steps} = 117^{\circ}$ 117 х 1.8



65 steps are to *:*. be given to stepper motor.

The sequence to be given is 0x05, 0x06, 0x04, 0x0A and 0x09. If we load 0xA5 in Accumulator and rotate it left twice, it gives the next code in LSBs. If we repeat it we get the third code and so on.

Hence we will rotate the data left twice, to generate the next step code in the above manner.

Label	Instruction	
	org 0000H	
	LJMP main	
	org 1100H	
delay:		
	MOV R4,#250	
here :	DJNZ R4, here	
	RET	l
	org 1000H	
main :	MOV R0, #65	
	MOV A, #0A5H	
next:	MOV P0,A	
	ACALL delay	
	RL A	
	RL A	
	DJNZ R0, next	
	END	

Ex. 3.3.3

Write an assembly program to rotate the stepper motor clockwise if P1.0 = '1' and anticlockwise if P1.0 = '0'. Soln.:

Label	Instruction
	org 0000H
	LJMP main
	org 1100H
delay:	
	MOV R4,#250
here :	DJNZ R4,here
	RET
	org 1000H

an pananan sa	Label	Instruction	
	main :	MOV A,#0A5H	
	CW :	JNB P1.0, acw	
		MOV P0,A	
		ACALL delay	
		RL A	
		RL A	
		SJMP cw	
	acw:	JB P1.0,cw	
		MOV P0,A	
		ACALL delay	1 .
		RR A	
		RR A	
		END	

Ex. 3.3.4

3-14

A switch is connected to pin P2.7. Write Assembly language program to rotate 4-winding stepper motor.

If switch = 0, the stepper motor rotate in clockwise (1)If switch = 1, the stepper motor rotate in anticlockwise. (2) Soln. :

Label	Instruction
	org 0000H
	LJMP main
	org 1100H
delay:	
	MOV R4,#250
here :	DJNZ R4,here
	RET
	org 1000H
main :	MOV A;#0A5H
acw :	JNB P2.7, cw
	MOV P0,A
	ACALL delay
	RL A
	RL A
	SJMP cw
cw:	JB P2.7, acw
	MOV P0,A
	ACALL delay
	RR A
	RR A
	END

3.3.4 Wave Drive 4 Step Sequence

In addition to the 4 and 8 step sequences there is a sequence called as wave drive 4 step sequence as shown Table 3.3.4. The 8 step sequence is combination of wave drive and 4 step sequence.

Parallel Port Interfacing-II

in a star of the second se Second second
Table 3.3.4					
Step	Winding A ₁	Winding A ₂	Winding A ₃	Winding A ₄	Counter clockwise
1	1	0	0	0	1
2	0	1	0	0	
3	Ó	0	1	0].
4	0	0	0	1	

Clockwise

Ex. 3.3.5

Write a program to rotate the stepper motor clockwise using the wave drive 4 step sequence. Use the sequence values saved in program ROM locations.

Soln. :	We	assume	that	the	sequence	values	are
saved in	1 ROM	I locatio	ns sta	rtin	g from 030)0 H.	

Label	Instruction	Comments
	ORG 0000H	
START :	MOV R0, #04 H	Initialize counter to excitation code sequence
	MOV DPTR, #0300H	
L1:	CLR A.	
	MOVC A, @A+DPTR	
-	MOV P1, A	
	ACALL DELAY	
	INC DPTR	
	DJNZ R0, L1	
	SJMP START	· · · · · · · · · · · · · · · · · · ·
	ORG 0300H	
	DB 8,4,2,1	Code sequence for clockwise rotation
	END	

3.3.5 Identifying Stepper Motor Interface

- There are three types of stepper motor : universal, unipolar and bipolar.
- Depending on the number of motor connections the stepper motor can be identified. Usually a universal stepper motor has 8 connections, a unipolar stepper motor has 6 connections and bipolar stepper motor has 4 connections.
- The universal stepper motor can be used in any mode. The unipolar stepper can be used in unipolar or bipolar mode. The bipolar stepper motor cannot be configured in other modes. It needs H bridge circuitry and high operational current.

3.3.6 Design Problems

Ex. 3.3.6 Lab Assignment

Design a 8051 based system to interface stepper motor. Write the corresponding assembly language program to control the stepper motor using keyboard of the PC

- 'c' key to START motor in clockwise direction.
- 't' key STOP the motor.
- 'a' key to START motor in anticlockwise direction.
- 'f' key for increasing the speed (fast).
- 's' key for decreasing the speed (slow).

Soln. :





3-15

Parallel Port Interfacing-II

Parallel Port Interfacing-II

ć

4 4

Part (b) Program	Registers value
We will implement the following state	1) Interrupt Enable (IE) Register
diagram (as shown in Fig. P. 3.3.6) to decide the	\rightarrow To enable global and serial interrupts.
next state of the system i.e. clockwise rotation	D7 D6 D5 D4 D3 D2 D1 D0
anticlockwise rotation or stop the motor.	
Algorithm	
A) Main Bramer	
A) Main Frogram	9
Step I : Initialize serial port in mode 1 and	IF = 0.00
enable reception.	$\frac{1}{2} \qquad \qquad$
Step II : Initialize TH1 for the required baud	2) Inner woue (IWOD) Register
rate.	\rightarrow 10 initialize timer 1 in mode 2 as timer
Step III : Enable serial and global interrupts.	TIMER 1 TIMER 0
Step IV : Initialize timer 1 in mode 2.	
Step V : Switch on the timer 1 run bit.	D7 D6 D5 D4 D3 D2 D1 D0
Step VI : Implementation of state diagram, so	GATE M1 M0 GATE M1 M0
initial state is 0.	
Step VII : If state is 0, check if key is 1 or 2 and	
change state accordingly to key	
pressed and transmitted from PC.	TMOD = 0 = 20
Step VIII : If state is 1 and If stop key is pressed	3) Serial Control (SCON) Pariator
change state to 0. Call subroutine for	To apphio recention and initiality in the
clockwise motion.	\rightarrow 10 enable reception and initializing serial
Step IX : If state is 2 and If stop key is pressed	
change state to 0. Call subroutine for	SM0 SM1 SM2 CEN TP2 DD0 TH D1
anticlockwise motion.	
Step X : Goto to step VII	
B) ISR of serial interrunt	V
Stor I I I C	
step 1 : If interrupt is because of TI then	4) Timer 1 registers are to be initialized to 0. ED
Stop II I If internet in the store	so that a haud rate of 9600 can be achieved
Step II : In interrupt is because of RI then	\cdot TH1 - 0yEd
and change the value of a mill	Assembly Program
(say key) to indicate the next state of	
the state diagram system. If groad is	Comment
to be increased or degrand	
decrease or increase the dology	OBG 0023H Seriel port ISP
respectively	JNB BLNXT If interrunt is because of
Step III : Clear RI flag	reception
	CLR RI Clear RI
C) Subroutine for Clockwise rotation	MOV A,SBUF change the value of key
Step I : Give the data in the sequence for	i.e. R1 according to the
forward motion	data received
Step II : Give a delay after every data	UJIVE A,# C,A1 C Indicates Clockwise
D) Subroutine for Anticlochemics	MOV R1.#01H
Stan I Cinc the lat	SJMP NXT
suprime the data in the sequence for	A1: CJNE A,#'a',A2 a indicates
Stop II Cinc - 1 2	Anticlockwise motion
Give a delay after every data.	make key=2

Parallel Port Interfacing-II

e

İahel	Instruction	Comment	i shel	Instruction	Comment
	MOV B1 #02H	Considerit	ANTICLOCKWISE:	MOV B0.#40H	Give the data in the
	SIMP NXT				sequence for reverse
Δ2·		t indicates stop make			motion with the delay
	Concertant pro	kev=3			according to the speed
	MOV R1.#03H		STEP1:	MOV P1,@R0	
	SJMP NXT	· · · · · · · · · · · · · · · · · · ·		MOV 06,R3	
A3:	CJNE A,#'s',A4	s indicates slow.		MOV 07,R4	······
		increase delay in R3	AGAIN3:	MOV 04,H7	· · · · · · · · · · · · · · · · · · ·
		and R4 together	AGAIN2:	DJNZ H4,AGAIN2	
	MOV R2,A			MOV 02 P6	
	MOV A,R3			MOV 03, NO	
	ADD A,#50	- -		INC BO	
	MOV R3,A			CJNE	
	MOV A,R2			R0,#44H,STEP1	
	JNC A5		· · ·	RET	· ·
	INC R4		- -	ORG 1000H	
A5:	SJMP NXT		START:	MOV R3,#100	Initialize counter for
A4:	CJNE A,#'f',NXT	f indicates fast,			delay
		decrease delay in H3		MOV R4,#50	
				MOV R0,#30H	Store the sequence in
		•			main for clockwise movement
				MOV @B0 #09H	movement
	SLIBB A #50			INC BO	· · · ·
•	MOV B3 A			MOV @R0.#0AH	
	MOV A R2			INC R0	
			÷	MOV @R0.#06H	
	DEC B4			INC-R0	
NXT:	JNB TI.NXT1	It interrupt is because of		MOV @R0,#05H	
		transmission return &		MOV R0,#40H	Store the sequence in
		clear TI			RAM for anticlockwise
	CLR TI				movement
NXT1:	RETI		1	MOV @R0,#05H	
	ORG 0100H	Subroutine for clockwise		INC R0	
		movement		MOV @R0,#06H	
CLOCKWISE:	MOV R0,#30H	Give the data in the	× .	INC RO	
		motion with the delay		MOV @HU,#UAH	
		according to the speed		INC HU	
STEP:	MOV P1,@R0	· · · · · · · · · · · · · · · · · · ·		MOV. WHU, #USH	Initializa porial port in
	MOV 06,R3				mode 1 and enable
	MOV 07,R4			1	reception
AGAIN1:	MOV 04;R7			MOV TH1,#0FDH	Initialize TH1 for baud
AGAIN:	DJNZ R4, AGAIN				rate of 9600
	DJNZ R3.AGAIN1			MOV IE,#90H	Enable global and serial
	MOV 03.R6				interrupt
	MOV 04 B7			MOV TMOD,#20H	Enable timer 1 in mode
	INC B0				2 tor baud rate
	CINE	· · · · · · · · · · · · · · · · · · ·			Switch on times 1 Due
	B0.#34H.STEP			SCIDINI .	bit
	BFT			MOV 85 #00H	implementation of state
					diagram, so initial state
· · · · · · · · · · · · · · · · · · ·		ł			(Register R5) is 0.

Label	Instruction	Comment
HERE:	CJNE R5,#00H,B1	If state is 0, check if key is 1 or 2 and change state accordingly to key pressed and transmitted from PC.
	CJNE R1,#01H,B3	
	MOV R5,#01	
B3:	CJNE R1,#02H,B1	
	MOV R5,#02	
	SJMP HERE	
B1:	CJNE R5,#01H,B2	
	CJNE R1,#03H,B4	If stop key is pressed goto state 0.
	MOV R5,#00	
	SJMP HERE	
B4:	LCALL CLOCKWISE	Call subroutine for clockwise motion.
	SJMP HERE	
B2:	CJNE R5,#02H,HERE	
	CJNE R1,#03H,B5	If stop key is pressed goto state 0.
	MOV R5,#00	· · · · · · · · · · · · · · · · · · ·
	SJMP HERE	
B5:	LCALL ANTICLOCKWISE	Call subroutine for anticlockwise motion.
	SJMP HERE	
	END	

Syllabus Topic : Interfacing of Motion Detector

3.4 Interfacing of Motion Detector

- Passive infrared sensors (PIR) sensors are widely used for motion detection for intruder alarm systems.
- The PIR sensor measures the infrared energy radiated by the object that is placed infront of it.
- PIR sensors are made up of pyro-electric material that generates energy when it is exposed to radiation. Gallium Nitride is the commonly used pyroelectric material. The energy is converted to equivalent output voltage.
- The output of PIR sensor will be high when it detects motion and low when there is no motion.

Ex. 3.4.1

Interface 8051 to PIR sensor, switch on LED connected to P2.3 on if motion is detected and switch off LED if no motion is detected.

Parallel Port Interfacing-II

Sol



Fig. P. 3.4.1 : Interfacing PIR sensor to 8051 for detecting motion

Fig. P. 3.4.1 shows the interfacing of PIR sensor to 8051. If the output of PIR sensor is high i.e. motion is detected the LED connected to P2.3 will switch ON. If no motion is detected the output of PIR sensor will be low and the LED connected to P2.3 will switch off.

The transistor Q is used for switching LED. The 100 Ω resistor limits the base current of transistor and 330 Ω resistor limits the current through LED.

Program :

3-18

Label	Instruction	Comments
	PIR EQU P2.4	
	LED EQU P2.3	
	ORG 00H	
	CPL P2.3	
	SETB P2.4	
L1:	JNB PIR, L1	Check if output of PIR is high.
	SETB LED	if yes, switch on LED
L2:	JB PIR, L2	Check if output of PIR is low (no motion detected)
	CLR LED	switch off LED
	SJMP L1	
	END	

Ex. 3.4.2

Design Microcontroller based path follower.

Soln. :

R

h

3

t

0

f

Parallel Port Interfacing-II



- Let us use 89C51 Microcontroller, which is a 8051 family Microcontroller with 4 KB internal flash memory. The Microcontroller has 4 i/O Ports.
- Path follower requires set of 3 Infrared Diode and Detector pairs. Detector output is sensed on 3 bits of the Microcontroller, P2.0 - Left IR, P2.1- Centre IR and P2.2 - Right IR, as shown in Fig. P. 3.4.2.
 - It would also need a vehicle base with two wheels driven independently by two DC motors, which in turn driven by L293D current drivers. Each motor is controlled by 2 bits (00 - No Motion, 01- Forward Motion 10 - Reverse Motion) for the wheel motion. Say P1.0 and P1.1 for Left Motor and P1.2 and P1.3 for Right Motor.
 - An appropriate program is fed into the Microcontroller which senses the input from infrared photo detectors and accordingly controls the DC motors, in order to follow the white line path.
- The Operating logic :
 - 1. Input IR sensors
 - 2. If (Left IR = White AND Centre IR = Black) then Left Motor = 00; Right Motor = 01
 - else if (Right IR = White AND Centre IR
 = Black) then Left Motor = 01; Right Motor = 00

- 4. else if (Right IR = Left IR = White AND Centre IR = White) then Left Motor = Right Motor = 01
- 5. else Left Motor = 00; Right Motor = 00
- 6. go to step 2
- 7. end Fig. P. 3.4.2 shows the detailed circuit of the
- interface.

Syllabus Topic : Interfacing Relays

3.5 Interfacing Relays

- A relay is an electrical switch that opens and closes under the control of another electrical circuit. In the original form, the switch is operated by an electromagnet to open or close one or many sets of contacts.
- It consists of a coil of wire surrounding a soft iron core, an iron yoke, which provides a low reluctance path for magnetic flux, a moveable iron armature, and a set or sets of contacts.
- The armature is hinged to the yoke and mechanically linked to a moving contact or contacts. It is held in place by a spring so that when the relay is de-energized there is an air gap in the magnetic circuit. In this condition, one of the two sets of contacts in the relay is closed, and the other set is open.

- When an electric current is passed through the coil, the resulting magnetic field attracts the armature, and the consequent movement of the movable contact breaks a connection with a fixed contact and makes connection with the other contact.
- Fig. 3.5.1 illustrates the symbol of relay and interfacing of a relay with 8051. Simply making the pin '0' or '1' will switch ON/OFF the relay.



Fig. 3.5.1 : Interfacing relay with 8051 diagram

3.6 Solid State Relay

- A solid state relay (SSR) is a solid state electronic component that provides a similar function to an electromechanical relay but does not have any moving components, increasing long-term reliability.
- With early SSR's, the trade-off came from the fact that every transistor has a small voltage drop across it. This voltage drop limited the amount of current a given SSR could handle. As transistors improved, higher current SSR's, able to handle 100 to 1,200 amps, have become commercially available.
- Compared to electromagnetic relays, they may be falsely triggered by transients.
- The types of SSR are photo-coupled SSR, transformer-coupled SSR, and hybrid SSR.
- A photo-coupled SSR is controlled by a low voltage signal which is isolated optically from the load. The control signal in a photo-coupled SSR typically energizes an LED which activates a photo-sensitive diode.
- The diode turns on a back-to-back thyristor, silicon controlled rectifier, or MOSFET transistor to switch the load.
- Fig. 3.6.1 illustrates the internal structure of a solid state relay and its interfacing with 8051



Parallel Port Interfacing-II

0

3

Fig. 3.6.1 : Internal structure of Solid State Relay (SSR

Syllabus Topic : Interfacing of Buzzer

3.7 Interfacing of Buzzer

 A buzzer is an electronic device that converts the electronic signal into buzzing noise, that is given to it. A buzzer can be used as an electronic bell or alarm.

Ex. 3.7.1

Let bit P3.1 be an input bit. It represents the condition of a microwave oven. If bit is set, it indicates that the oven is hot. Monitor the bit continuously. Whenever it goes high, send a high-to-low pulse to port P1.2 to turn on a buzzer.

Soln. : Program :

Label	Instruction	Comments
L1:	JNB P3.1, L1	Check if P3.1 is high
	SETB P1.2	If high set bit P1.2 = 1
	CLR P1.2	Send a high to low pulse to P1.2 to turn on buzzer
	SJMP L1	Continue

Syllabus Topic : Opto-isolator

3.8 Opto-isolator

An opto-isolator (or optical isolator, optocoupler, photocoupler, or photoMOS) is a device that uses a short optical transmission path to transfer a signal between elements of a circuit, typically a transmitter and a receiver, while

quickly, accurately and economically.

are:

The objectives of a data acquisition system

Parallel Port Interfacing-II



cells, RTDs, thermocouples are used to convert the physical parameters into an equivalent electrical signal.

This electrical signal is applied to the signal (a) conditioning circuit.

Signal conditioner

- This block is used to produce conditions so that the circuits works properly.
- Signal conditioning may include :
 - (i) Amplifying the weak signal to a required level.
 - (ii) Modifying the data.
 - (iii) Providing excitation and balancing the circuits.
 - (iv) Filter out the unwanted noise.
- For designing a signal conditioning circuit the person must be more convergent with the OPAMP design. It is a critical stage to design because the input signal is weak and has a lot of noise in it.

ADC (Analog to Digital Converter)

It converts the analog voltage to digital equivalent. It may contain a multiplexer that accepts multiple inputs and sequentially connects them to the converter.

- The digital ADC chips that are widely used in the industry are :
 - (i) ADC 0808 / 0809 (8 bit successive approximation ADC)
 - (ii) ICL 7109 (12 bit resolution, conversion time 33 msec)
 - (iii) AD 574 (12 bit resolution, conversion time 35 µsec max)
 - (iv) LM 331 is used if input frequency is to be measured and it is calibrated in terms of physical parameter.
- The output of the ADC is given to the microcontroller.

Microcontroller: The output of the ADC is given to the microcontroller. The microcontroller will accept the digital output and calibrate the same as per the requirement of the user.

For interface it provides the keyboard and display.

3.9.1 Instruments used for Measuring Temperature

A temperature measuring instruments requires one of the following elements :

A thermocouple contains two wires of dissimilar metals. One junction is at the temperature to be measured and the other is a reference temperature (that surrounds the room temperature or ice temperature 0°C). Fig. 3.9.2 shows the interfacing diagram.



(b) Resistance temperature detector (RTD) like platinum resistance temperature detector resistance change about 0.4 Ω /°C for a 100 Ω (at 0°C) resistor unit.

(c) Negative temperature coefficient (NTC) or positive temperature coefficient (PTC) or linearlised thermistor. Fig. 3.9.3 shows a prototype instrument for a PTC or NTC based temperature measurement using the MCU.

Parallel Port Interfacing-II

(;

3

З.

m



- Fig. 3.9.3 : Prototype instrument for a PTC or NTC based temperature measurement using the microcontroller
- (d) IC based semiconductor temperature sensor e.g. AD590 from analog devices. Fig. 3.9.4 shows a prototype instrument for measuring temperature using microcontroller.



Fig. 3.9.4 : Prototype instrument for IC based sensor temperature measurement using microcontroller

3.9.2 Instruments for Measuring Current using a Current Sensor

- A current passing through a semiconductor in the surrounding of a perpendicular magnetic field generates a voltage that can be measured by an appropriate Hall sensor.
- A Hall sensor measures the voltage across the semiconductor e.g. bismuth. The voltage V developed along the x axis is proportional to the current i along the y axis when the magnetic field H appears along x axis.

3.9.3 Instruments for Measuring Voltage using a Voltage Sensor Thermistor

A voltage sensing thermistor can be used for measuring the DC or AC peak voltage.

3.9.4 Instruments using Resistive Sensors

When the sensor resistance is in one of the arms of Wheatstone bridge then several parameters like load (measured by load cell), strain (force in a perpendicular direction), moisture (as measured by compressed moist sample resistance) and pressure (as measured by bismuth alloy strip / wire resistance) can be measure. The instrument design is similar to that shown in Fig. 3.9.2.

3.9.5 Instruments based on Position Sensor by Proximity Detection

A metal detector detects eddy currents when the object is in close proximity.

go

- A capacitive sensor detects the change in the capacitance when an object approaches it.
- A Hall sensor detects the magnetic field when a magnetic object approaches it.
- A optical sensor employs a phototransistor when an object obstructs light from a LED nearby.
- A position sensor for a moving object can be on the LVDT (Linear Variable hased Differential Transformer). It can be used to measure the linear position of a moving object or shaft.
- Differential transformer is formed by two primary coils connected in series. They are close to each other along a common axis. They carry AC currents in opposite direction i.e. one carries current in clockwise direction and other carries current in anticlockwise direction.
- The secondary coil (pick up coil) measures no voltage when there is no mechanical object in the surrounding. As soon as an object approaches in proximity along the coil axis, the secondary voltage is sensed.
- The voltage varies along with the position of the object LVDT can also detect the position and shaft movement along the axis in addition to the proximity.
- There are many proximity sensors
 - e.g.
 - (i) Counting coins.
 - (ii) Counting the capped bottles passed in proximity by checking the metallic cap on a bottle in a bottling plant.
 - (iii) Position index sensing.
 - (iv) Wall or obstacle sensing.
 - (v) Broken part detection.
 - (vi) Motion detection.

Fig. 3.9.5 shows microcontroller based instrument interfacing circuit for measuring the moisture in multiple type of grains, beans, coffee, milk powder.



samp

Fig. 3.9.6 shows microcontroller based instrument for the level of reacting elements in a tank at a cement plant.



Fig. 3.9.6 : Microcontroller based instrument for the level of reacting elements in a tank at a cement plant

Parallel Port Interfacing-II

k

E

D

S

Ex. 3.9.1

Design a Digital Thermometer to display the Temperature in Celsius. The range of temperature is from 0 to 100°C. Soln. :

- Let us use 89C51 Microcontroller, which is a 8051 family Microcontroller with 4 KB internal flash memory. The Microcontroller has 4 I/O Ports.
- Let us use LM35 Temperature sensor with 10 mA/°C output. Let the signal conditioning Instrumentation Amplifier be used so as to amplify the generated electrical signal to 0-2 V for this range.
- Let us use ADC0800 to convert the analog voltage (measured temperature) to the corresponding digital value. The reference voltage V+ is kept at 5V. Negative reference is kept at 0 V (Ground) This would give us digital value of Temperature to be 00h (for 0°C) to 64h ie 100 decimal (for 100 C). The circuit is fine 'uned to achieve this calibration, by adjusting the gain of Instrumentation amplifier accurately.
- The ADC is connected to 89C51 over Ports P1 (ADC Data) and P2.0, P2.1 being control signals SC(Start Conversion), OE (Output Enable) of the ADC, respectively. Status signal EOC (End Of Conversion) is interfaced on P3.2.
- A LCD Display is attached to show the Temperature Output on the Display. The LCD is interfaced to 89C51 over P0 (LCD Data) and P2.2, P2.3, P2.4 being control signals RS(Register Select), R/#W (Read/Write) and EN (Enable) respectively.
 - The Operating Logic is :
 - 1. Initialize Stack
 - 3. Start ADC Conversion
 - 5. Receive ADC Temperature Data
 - 7. Send Data to LCD for Display
 - 9. End

The interface is as shown in Fig. P. 3.9.1.

2. Initialize LCD Display

+5V

- 4. If EOC = 0 then wait else proceed
- 6. Convert the Data into it's ASCII Equivalent
- 8. Go to step 3 (Continuously loop)



Fig. P. 3.9.1

5	* ·	· - · · · · · · · · · · · · · · · · · ·
•	Microcontrollare	(SPDILERTC)
-r	MICIOCONTOLICIS	(0110-Lat0)
		, ,

Parallel Port Interfacing-II

Þ

3.9.6 Load Cell	– The strain gauges 3 and 4 are under	
 Load cell is used to measure mechanical force. The strain gauges are generally used for force measurement. The resistance of a strain gauge increases if it is stretched. The relation between the elongation and resistance change is given by the gauge factor : G = ΔR/R ΔL/L R: Original resistance of the strain gauge L: Original length ΔR: Change in resistance of strain gauge ΔL: Small change in length, due to application of stress The gauge factor is a dimensionless quantity. Semiconductor strain gauges are more sensitive with gauge factors around 50 against the typical gauge factor of 2 for bonded strain gauges. The strain gauges are cemented over mechanical structure whose deformation under the influence of stress is to be measured. Fig. 3.9.7 shows a cantilever beam with four strain gauges. 	 The strain gauges 5 and 4 are under compression and loaded conditions. The strain gauges are used in a full bridge to give bridge output proportional to the force applied. To maximum the sensitivity of the bridge the strain gauges are connected as shown in Fig. 3.9.8. Under the loaded conditions, the resistance of strain gauges 1 and 2 increases and that of 3 and 4 decreases. Hence, a potential at point X of bridge is elevated as much compared to Y. If the gauge factor of strain gauge the Young's modulus of cantilever material and spring constant are known then we can find out the change in resistance and hence the bridge output for a given load. The bridge output is double ended. It can be given to an ADC having differential input. Fig. 3.9.8 shows connections using MAX111 serial ADC. It is a 14 bit serial ADC that accepts differential inputs. It supports the serial SPI bus. The output of bridge is in mV. The amplifiers provide essential gain to obtain a full scale differential output of 2 V. A single + 5 V supply is sufficient. The ADC reference voltages REF+ and REF- 	Ex. 3.9 Design load ce signal interfac diagrar for the Soln. : Algori (A) Step I Step I
1,2,3,4 Locations of 4 strain gauges	are obtained from the + 5 V supply. The supply is also used to excite the strain gauge bridge.	Step I
Fig. 3.9.7 : Force measurement using strain gauge		
- The strain gauges 1 and 2 are mounted such that after applying load those will be under tension.		Step Г
		Step V



Fig. 3.9.8 : Strain gauge load cell interface with 89C51

Ex. 3.9.2

Design a system to calculate and display the weight using load cell using 89C51/PIC microcontroller along with suitable signal conditioning circuit. Display the weight on LCD interfaced to the microcontroller. Draw the complete block diagram and flow chart. Also write the algorithm and program for the system.

Soln.:

Algorithm

(A) Main Program

Step I : Initialize Port 1 as input port	ſ
---	---

- **Step II** : Initialize pin used for End of conversion (EOC) as input
- **Step III** : Clear the OE (used for read), start (that indicates start of conversion to ADC) and ALE (used to latch the address)
- **Step IV** : Issue the address of channel 0 on the CBA pins
- **Step V** : Issue pulse on ALE to latch the address.

Step VI : Initialize the LCD. Step VII : Wait for some software delay after power up for display to stabilize. Step VIII: Initialize the LCD by giving the instruction 0x38 to the command subroutine. Step IX : Wait for small software delay. Step X 0x0E: Issue the command to command subroutine for display on, cursor on. Step XI : Wait for small software delay. the Step XII : Issue command 0x01 for clearing display command to subroutine. Step XIII Wait for small software delay. : Step XIV Issue the command 0x06 for making : LCD in increment mode i.e. cursor should increment after every character is written to command

subroutine.

Microcontrollers (SPPU-E&TC) 3-2	8 Parallel Port Interfacing-II
Step XV : Wait for small software delay.	(D) Ready subroutine
Step XVI : Issue the command 0x80 (to command subroutine), to position the cursor at 1st line 1st character.	 Step I : Make the busy pin (i.e. data bus bit 7) = '1', to program the corresponding port pin of 8051 as input port.
Step XVII : Issue start of conversion	Step II : Make RS = '0' to indicate instruction.
 Step XVIII : Wait for EOC to become 0 and then wait for it to become 1. This indicates the ADC has completed the conversion. Step XIX : Calculate the digits and display it on LCD Step XX : Also display the unit of weight. (B) Command subroutine 	 Step III : Make R/W = '1', to indicate read. Step IV : Make E = 0 Step V : Make E = 1 Step VI : Check if busy pin = '0'. If it is '1', indicates LCD is busy, hence again make E = '0', then E = '1' and check busy pin. Repeat this until busy pin = '0'.
Step I : Give the instruction to the port	Step VII : Return.
connected to data bus of the LCD.	Flowchart :
Step II : Make RS = '0', to indicate instruction.	Refer Flowchart P. 3.9.2
Step III : Make $R/\overline{W} = 0$, to indicate write.	
Step IV : Make E = '1' To give a	(Start)
high-tc-low	Initialize Port P1 as input port
Step V : Wait for 120 µsec. pulse on E pin so as Step VI : Make E = '0' to latch the command	Clear OE, SOC and ALE Initialize EOC
Step VII : Return.	
(C) Data subroutine	
Step I : Check if LCD is ready by calling ready	Give ALE to latch the address
Step II : Give the data to the port connected to the data bus of the LCD.	Initialize LCD and wait for sometime for display to stabilize
Step III : Make RS = '1', to indicate data	Issue all appropriate LCD commands
Step IV : Make $R/\overline{W} = 0^{\circ}$ to indicate write	Give the start of conversion
Step V : Make $E = 1^{\prime}$ To give a high-to-low	Wait for EOC
Step VI : Wait for 120 μ sec. $\int_{so as}^{pulse}$ on E pin	Calculate the digits and display it on the LCD
Step VII : Make E = '0' to latch the data	Also display unit of weight
Step VIII : Return	
	Stop

Flowchart P. 3.9.2

A CANADA MATHEMAN AND THE REAL



)

ş





Assembly	Assembly Program				
Label	Instruction	Comments			
	ORG 0000H				
	LJMP Start				
	ORG 0100H	Function to write the command to LCD			
COMMAND:					
	MOV P2, R3	Write the command on the Port 2 so as to issue it to LCD.			
	CLR P3.0	RS=0, Indicates instruction.			
	CLR P3.1	RW=0, Indicates Write.			
	SETB P3.2	A high to low pulse on en pin to latch the command			
·	LCALL DELAY				

Label	Instruction	Comments
	CLR P3.2	¢.
	LCALL DELAY	Wait for some time, software delay
	RET	
	ORG 0200H	
DISPLAY:		Function to write data to LCD
	LCALL READY	Check if the LCD is ready by calling the ready function.
<i>.</i>	MOV P2, R3	Write the data on the Port 2 so that it is given to the LCD.
1.1.1.1.1	SETB P3.0	RS=1, Indicates data.
	CLR P3.1	RW=0, Indicates Write.
	SETB P3.2	A high to low pulse on en pln to latch the command

3-30

Parallel Port Interfacing-II

Lanel	manucuon	comments	Laber		Commenta
	LCALL DELAY		a transmission of the second sec	COMMAND	
	CLR P3.2			CS BIT P3.0	
	LCALL DELAY	Wait for some time, software delay		SCLK BIT P3.1	
	RET			DIN BIT P3.3	
	ORG 0300H	Function to check if LCD is busy or		DOUT BIT P3.2	
		ready.	HERE :	MOV A, #9E	channel 1 selection
READY:	SETB P2.7	Making the P2.7 pin as input pin		MOV R3, #08H	Load count.
		by writing a'1' on t.		CLR CS	
	CLR P3.0	RS=0, Indicates instruction and		CLR C	
		not data	11:	BLC A	
5	SETB P3.1	RW=1, Indicates read and not		MOV DIN C	
		write			
WAIT:	CLR P3.2	A low to high going pulse on en		ACALL DELAY	
		pin.		AGALL DELAT	
	LCALL DELAY			SETB SCLK	Latch data
	SETB P3.2			ACALL DELAY	delay
	JB P2.7, WAIT	Wait till the LCD is busy.		DJNZ R3, 11	repeat for all 8 bits.
	RET			SETB CS	deselect ADC and
	ORG 0400H			·	conversion.
DELAY:		A subroutine to implement small		CLR SCLK	SCLK = 0 during conversio
		software delay		MOV B, #100	Calculate and display the c
	MOV R5, #1CH			DIV AB	
BEP:	DJNZ B5.REP	· · · · · · · · · · · · · · · · · · ·		MOV R3, A	
	BFT			LCALL	
•	OBG 1000H			DISPLAY	
Start.	MOV BA #OFFH	Wait for some time for I CD to		MOV A,B	
olari.		stabilize when power-on		MOV B. #10	
AGAIN1:	MOV B5. #0EEH			DIV AB	· · · · · · · · · · · · · · · · · · ·
	DINZ B5 AGAIN			MOV B3 A	and the second s
	DINZ				· · · · · · · · · · · · · · · · · · ·
	B4 AGAIN1			DISPLAY	
	MOV B3 #38H	Issue the command to initialize		MOV B3 B	
		16×2 LCD			
		10.42 2001		DISPLAY	
	COMMAND			MOV B3 #'a'	The count is in one
	MOV B3 #0EH	Issue the command for display on		100 110, #g	
		cursor on and cursor blinking			
		euror en ana euror pinnang.		MOV B3 #'m'	· · · · · · · · · · · · · · · · · · ·
	COMMAND				
	MOV B3 #01H	Issue the command to clear			
		display		MOV D2 # 62	
		diopity.		MUV H3, # S	
	COMMAND				
1.	MOV B3 #06H	Issue the command to increment		DIOFLAT	
		cursor position on every character		MOV R3, #0×80	
		written.		LCALL	
	LCALL	Issue the command to position the		COMMAND	
	COMMAND	cursor on the first nosition on line		SJMP HERE	
1		1.		END	
· · · ·	MOV Ra #80H	P			
	(πογτιο, πουτ				

Ex. 3.9.3 Lab Assignment

Design a system to measure a speed of DC Motor. Display the speed on Seven-Segment Display. Soln.:



- Let us use 89C51 Microcontroller, which is a 8051 family Microcontroller with 4 KB internal flash memory. The Microcontroller has 4 I/O Ports.
- Let us connect the DC Motor, using appropriate current drivers L293D. Let the Motor be controlled by 2 bits supplied to L293D using P2.0 and P2.1
- Let us use an Infrared Photo Diode and Photo Detector pair connected across the Fans of DC Motor. A Rotary Shaft encoder is used to calculate the pulses. As the motor rotates 360°, shaft encoder cuts once across the Photo Detector, thus generating a Pulse on the detector output. This pulse is fed to 89C51 Microcontroller over timer input pin P3.4 (T0) so that the pulse can be counted per unit time, using the Counter mode of Timer0.
- Let us connect 4 Digit, 7-Segment Display to 89C51. The Data lines of LCD Display are driven through IC 7447 (BCD to 7-Segment Driver) using P0.0 to P0.3 lines and Display is run in the scanned mode using common Anode mode. The driving of each display digit is done on lines P0.4 to P0.7.

Fig. P. 3.9.3

- The Operating Logic is :
 - 1. Initialize Stack
 - 2. Initialize Timer
 - 3. Count Pulses from Photo Detector for 1 Sec.
 - Multiply by 60 (3Ch) To get Pulses per min i.e. Speed in RPM.
 - 5. Convert into Decimal
 - 6. Display the RPM value on the 7-Segment Display
 - 7. Scan Display and show digits one by one
 - 8. Reset the timer
 - 9. Go to step 3 (Continuous Loop showing Motor speed in RPM)
 - 10. End

The interface is as shown in the Fig. P. 3.9.3.

Syllabus Topic : Design of Frequency Counter

3.10 Design of Frequency Counter

Design 3.10.1

Design a 8051 based counter to count the number of pulses on the timer pin in one second, and hence get the frequency. Display the count on LCD. Write the corresponding assembly program.

Parallel Port Interfacing-II





3-32

÷....

Fig. P. 3.10.1 : Interface diagram

Part (b) : Program	Step X : Wait for small software delay.
Algorithm	Step XI : Issue the command 0x80 (to
(A) Main Program	command subroutine), to position
Step I : Initialize the LCD.	the cursor at 1 st line 1 st character.
Step II : Wait for some software delay after power up for display to stabilize.	Step XII : Initialize a port 2 as input port for keys by writing 0xF0 on it.
Step III : Initialize the LCD by giving the instruction 0x38 to the command	Step XIII : Initialise the output port for keyboard to all 0's
subroutine.	Step XIV : Initialise TMOD to 0x26 i.e. timer
Step IV : Wait for small software delay.	0 in mode 2 as timer, while timer
Step V : Issue the command 0x0E to	1 has timer mode 2.
command subroutine for display	Step XV : Initialize global and timer 0 and
on, cursor on.	timer 1 interrupt
Step VI : Wait for small software delay.	Step XVI : Initialize the TLO and THO
Step VII : Issue the command 0x01 for	registers to maximum count so
clearing display to command	that when a pulse occurs on the T)
subroutine.	pin it overflows and generates a
Step VIII : Wait for small software delay.	interrupt and Initialize TL1 and
Step IX : Issue the command 0x06 for	TH1 to generate a delay of
making LCD in increment mode i.e. cursor should increment after every character is written to	217µsec. This delay will be executed 4608 times to get a delay of 1 sec.
command subroutine	

S

 \mathbf{S}

 \mathbf{S}

 \mathbf{S}

 \mathbf{S}

(]

 \mathbf{S}

33.

S

s S

 \mathbf{S}

 \mathbf{S}

((S

 \mathbf{S}

 \mathbf{S}_1

 \mathbf{S}_1 \mathbf{S}_1

 $\mathbf{S}_{\mathbf{i}}$

SI SI (L SI

Microcontrollers (SPPU-E&TC)	3-33 Parallel Port Interfacing-II
Step XVII : Initialize the LCD to 1st line 1	st Step II : Make RS = '0' to indicate instruction.
character. Calculate th thousands digit and display it Step XVIII : Calculate the hundreds digit an display it	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Step XIX : Calculate the tens digit an display it	d Step VI : Check if busy pin = '0'. If it is '1', indicates LCD is busy, hence again make $E = '0'$ then $E = '1'$ and check
Step XX : Calculate the units digit an display it. Also display th characters H and z for unit of frequency i.e. Hertz	had he busy pin. Repeat this until busy pin = 0'. Step VII : Return.
Step XXI : Repeat the steps XVII onwards t	(E) ISR of timer 0 interrupt
continuously display the refreshe count (B) Command subroutine	d Step I: Increment the count until it is 9999 after every pulse on T0 pin. Once the count reaches 9999 stop incrementing it.
Step I : Give the instruction to the pe	ort (F) ISR of timer 1 interrupt
connected to data bus of the LCD. Step II : Make RS = '0', to indication instruction.	ate Step I : Decrement the count until it is 0000 after every 217 µsec. When 217µsec delay is executed 4608 times, it
Step III : Make $R/\overline{W} = 0^{\circ}$, to indicate write.	completes a delay of 1 sec.
Step IV : Make E = '1' To give a high-to-low	Step II : Once the entire delay of 1 sec is over disable interrupts so as to stop counting the pulses on T0 pin.
E pin so as	Registers value
Step VI : Make E = '0' to latch	(1) Interrut Enable (IF) Perister
Step VII : Return. the command	(1) Interrupt Enable (1E) Register
(C) Data subroutine	interrupts.
Step I : Check if LCD is ready by calling ready subroutine.	g D7 D6 D5 D4 D3 D2 D1 D0 EA - ES ET1 EX1 ET0 EX0
connected to the data bus of the LCD.	
Step III : Make RS = '1', to indicate data	\therefore IE = 0x8A
Step IV : Make $R/\overline{W} = 0$, to indicate write	(2) Timer Mode (TMOD) Register
Step V : Make $E = 1^{\prime}$ To give	To initialize Timer 0 as counter in mode 2
Step VI : Wait for 120 μ sec. $\int_{\text{so as}}^{\text{call min-to-low}}$	TIMER 1 TIMER 0
Step VII : Make $E = 0^{\circ}$ to latch	D7 D6 D5 D4 D3 D2 D1 D0
Step VIII : Return the data	GATE CT MI MO GATE CT MI MO
(D) Ready subroutine	
 Step I : Make the busy pin (i.e. data bus bit 7) = '1', to program the corresponding port pin of 8051 as input port. 	t 2 6 $TMOD = 0x26$

Parallel Port Interfacing-IL

1997 1997 1997	Timer 0 will be to count number of pulses on
	TO pin. Hence it is initialized to 0xFF, so that
	whenever it overflows will cause an interrupt
	and hence increment the count. Since it is in
	mode 2, also the count 0xFF will be reloaded
	into it.

 \therefore TL0 = 0xFF and TH0 = 0xFF

Timer 1 will be used to generate a delay of 1 sec, hence it will be initialized to 55, so that it generates a delay of 217μ sec and for 4608 times will result in 1 sec.

 \therefore TL1 = 55 and TH1 = 55

Assembly Program

(3)

Label	Instruction	Comment
	ORG 0000H	
	LJMP Start	
	ORG 000BH	ISR for timer 0
	LJMP PULSE	
	ÓRG 0700H	
PULSE:	MOV A,DPL	
	ANL A, DPH	
. '	CJNE A,#99H,NXT	If count is reached to maximum i.e. 9999 then stop incrementing DPTR
	SJMP NXT	else increment the counter DPTR in decimal form using DA A
CONTINUE:	MOV A, DPL	
	ADD A,#01H	
,	DA A	
	MOV DPL,A	
	MOV A, DPH	
	ADDC A,#00H	
	DA A	
-	MOV DPH,A	
NXT:	RETI	
	ORG 001BH	ISR for Timer 1
	DJNZ R7,NOTDONE	If 1 sec delay not over then return
	MOV R7,#144	R7 and R6 together are used to generate the delay
	DJNZ R6,NOTDONE	of 217µ sec for 4608 times for a delay of 1 sec.
	CLR EA	If one second delay is over then disable all interrupts.
NOTDONE:	RETI	
	ORG 0100H	Function to write the command to LCD

Label	Instruction	Comment
COMMAND:	MOV P2,R3	Write the command on the
		Port 2 so as to issue it to
		DC. 0. Indicatos instruction
		RS=0, indicates instruction.
		A high to low pulse on EN pin
	5E10F1.2	to latch the command
	LCALL DELAY	
	CLR P1.2	· · · · · · · · · · · · · · · · · · ·
	LCALL DELAY	Wait for some time, software delay
	RET	<u> </u>
	ORG 0200H	
DISPLAY:		Function to write data to LCD
	LCALL READY	Check if the LCD is ready by calling the ready function.
	MOV P2,R3	Write the data on the Port 2 so that it is given to the LCD.
	SETB P1.0	RS=1, Indicates data.
	CLR P1.1	RW=0, Indicates Write.
	SETB P1.2	A high to low pulse on EN pin to latch the command
~	LCALL DELAY	
	CLR P1.2	
	LCALL DELAY	Wait for some time, software delay
	RET	
2	ORG 0300H	Function to check if LCD is busy or ready.
READY: /	SETB P2.7	Making the P2.7 pin as input pin by writing a '1' on it.
- ¹⁴	CLR P1.0	RS=0, Indicates instruction and not data
	SETB P1.1	RW=1, Indicates read and not write
WAIT:	CLR P1.2	A low to high going pulse on EN pin.
	LCALL DELAY	
	SETB P1.2	
	JB P2.7,WAIT	Wait till the LCD is busy.
	RET	
	ORG 0400H	
DELAY:		A subroutine to implement small software delay
	MOV R5,#1CH	
REP:	DJNZ R5, REP	
-	RET	
	ORG 1000H	

			· · ·
P	Microcontrollers	(SPPL	J-E&TC)

3-35

Parallel Port Interfacing-II

Label	Instruction	Comment	П¢	Label	Instruction	Comment
Start:	MOV R6,#144	Count for 4608 times delay of			SETB TR1	Set timer 1 in run mode
-		217µ sec using R6 and R7 i.e. 144 x 32		HERE:	MOV R3,#80H	Initialize the LCD to 1 st line 1 st character
	MOV R7,#32				LCALL COMMAND	
	MOV DPTR,#0000	Initialize number of pulses on Timer pin as 0			MOV A, DPH	Separate thousands, convert it to ASCII digit and display it
	SEIBP3.4	Make TO pin as input pin	+			
	MOV R4,#0FFH	wait for some time for LCD to				
	MOV B5 #0EEH	Stabilize wien power-on.	1		MOV OFOH,#10H	
GAIN.	DINZ B5 AGAIN		1.			
	DINZ BAAGAINI	· · · · · · · · · · · · · · · · · · ·			ADD A,#30H	
•	MOV B3 #38H	lesue the command to			MOV R3,A	
		initialize 16×2 LCD.				
	LCALL COMMAND		1		MOV A, DPH	Separate hundreds digit,
	MOV B3 #0EH	Issue the command for	1			it on LCD
		display on, cursor on and	1.		ANL A.#0FH	
		cursor blinking.			ADD A #30H	
	LCALL COMMAND				MOV B3 A	
	MOV R3,#01H	issue the command to clear				
		display.				Separate tens digit convert it
	LCALL COMMAND					to ASCII and display it on
	MOV R3,#06H	Issue the command to				LCD
	•	increment cursor position on	1		ANL A,#0F0H	
		every character whiteh.	1		MOV OF0H,#10H	
		locus the command to		1 1 1	DIV AB	
	MUV H3,#80H	issue the cursor on the first	1	-	ADD A,#30H	
position on line 1.		MOV R3,A				
	LCALL COMMAND				LCALL DISPLAY	
	MOV IE,#8AH Enable global, timer 1 and timer 0 interrupts			MOV A,DPL	Separate units digit, convert it to ASCII and display it on LCD	
		mode 2 as Counter and timer	Γ.		ANI A.#0EH	
	· · ·	1 as timer mode 2			ADD A #30H	
•	MOV TLO,#FFH	Initialize count to maximum			MOV B3 A	
		count in THO and TLO so that,				
		when a pulse occurs on the			MOV B3 #'H'	Display character H
		TO pin it overflows and			LCALL DISPLAY	
. -		generales an interrupt.			MOV B3 #'z'	Display character z
1 A -		Initializa count in TUO and				Display onalastor E
	WUV 1L1,#55	TIO so as to give a delay of			SIMP HERE	
		217µsec.			END	
N	MOV TH1.#55			L		
	SETB TB0	Set timer 0 in run mode				

facing-ll on the re it to tion. EN pin oftware LCD ady by n. Port 2 _CD. EN pin 'tware)D is input iction d not e on nent ____



4.1 Introduction

- PIC microcontrollers are developed by Microchip Technology Inc.
- **PIC 18FXX** belongs to a class of 8-bit microcontrollers of RISC (Reduced Instruction Set Computing) architecture.
- **8051** supports CISC (Complex Instruction Set Computer) architecture.
- RISC (Reduced Instruction Set Computer), as the name says has less number of instructions.
- The CISC processors have complex instructions while RISC have simple instructions.
- Complex instructions are combination of multiple simple instructions.
- Simple instructions are those that perform only one operation i.e. either memory access or ALU operation etc. e.g. MOVLW 0x30 is a simple instruction.
- Complex instructions are those that perform multiple operations i.e. one instruction accesses memory as well as performs ALU operation.
- Since in RISC the number of instructions are lesser, it has lesser addressing modes, simpler instructions etc, its control unit can be implemented using a Hardwired control unit, that makes the decoding faster. Whereas CISC requires a microprogrammed control unit.

4.1.1 Harvard Architecture of PIC Microcontroller



Fig. 4.1.1 : Block diagram for Harvard architecture of PIC microcontrollers

Like 8051, PIC microcontrollers have Harvard organization of memory. But here it is a special case wherein the number of data lines for data memory and program memory are different. Also the number of address lines for program and data are different.

- Harvard architecture is a newer concept than von-Neumann's. It rose out of the need to speed up the work of a microcontroller. In Harvard architecture, data bus and address bus are separate. Thus a faster flow of data is possible through the central processing unit, and of course, a greater speed of work. Separating a program from data memory makes it further possible for instructions not to have to be 8-bit words. Fig. 4.1.1 shows block diagram for Harvard architecture in PIC controllers.
- PIC uses 16 bits for instructions which allows for all instructions to be one/two word instructions.
- Instructions are fetched from program memory using buses that are different from the ones that are used to access the data memory.
- 16-bit wide data bus for program memory fetches an entire instruction in a single access.

Syllabus Topic : Features of PIC Family of Microcontrollers

4.1.2 Features of PIC Family of Microcontrollers SPPU - Aug. 14

University Question Q. What are the features of PIC microcontroller ? (Aug. 2014(in. sem.), 4 Marks)

The features of PIC microcontroller are :

- 1. They use Harvard architecture and are high performance RISC processors.
- 2. The register files/data memory can be addressed directly and indirectly. All the SFRs including the PC are mapped in data memory.
- 3. It consists of an instruction set with 35 instructions. Most of the instructions are completed in a single cycle.
- The PIC microcontroller has a built in power-on-reset.
- 5. There are three timers. They are used to characterize the inputs, control outputs and provide internal timing for program execution.
 6. It can control upto 12 independent interrupt sources.
- 7. It also supports analog to digital conversion function.

(iii)

(ii)

4

12

4.

arc

(i)

(iv)

 (\mathbf{v})

PIC Microcontroller Architecture

- 8. There is a built in serial peripheral interface.
- 9. The PIC microcontroller has a brownout reset. Whenever the supply voltage drops below βV_{DD} brownout feature causes reset of the microcontroller.
- 10. For clock generation an RC circuit, a quartz crystal or a ceramic resonator can be used. The oscillator clock can be stopped at any instant and can be restored back.
- 11. It allows serial programming.
- 12. It consumes low power.

4.1.2.1 RISC Architecture in the PIC Microcontrollers

Following are some features of RISC architecture in the PIC microcontrollers :

- (i) The RISC processors have a instruction size that is fixed. Hence, the CPU can decode the instructions at a faster speed and efficiently. In a CISC microcontroller e.g. 8051 the instruction size is variable. The instructions can be 1 byte (SWAP A), 2 byte (ADD A, #50H) or 3 byte (LJMP dest_address). The variable instruction size makes it difficult for the decoder as the size of the next instruction cannot be predicted.
- (ii) The number of registers in a system affect the performance of a system. One main characteristic of the RISC processors is they have a large number of registers. Generally, all RISC architectures have 32 registers. With a large number of registers the need of stack to store parameters is avoided.
- (iii) The RISC processors have a small instruction set. They support the basic instructions like ADD, SUB, MUL, LOAD, STORE, AND, OR, EX-OR, JUMP, CALL etc. The limitation on the number of instructions is a criticism levelled at the RISC processor because it makes the job of programmers difficult. Hence, RISC is commonly used in high-level language environments like C programming. The RISC programs are large because of limitation on the number of instructions. Though these programs need more memory, it is not a problem because the memory is cheap. In PIC16 there are around 35 instructions and PIC18 has 75 instructions.
- (iv) The most important characteristic of the RISC processor is that more than 95% of the instructions are executed with one clock cycle.
- (v) The RISC processors have separate buses for data and code.

There are four set of buses. They are :

- (a) A set of data buses for carrying data (operands) in and out of the CPU.
- (b) A set of address buses for accessing the data.

(c) A set of buses to carry the opcodes.

(d) A set of address buses to access the opcodes. The use of separate buses for code and data operands is called as Harvard architecture.

- (vi) In RISC processors the instruction set is small, so they are implemented using hardwired method. It takes no more than 10% of the transistors. While in CISC processors the instruction set is large and with so many addressing modes, microinstructions are used to implement them. The implementation of microinstructions inside the CPU takes 40% to 60% of the transistors.
- (vii) RISC processors use load/store architecture. The instructions can load from external memory into registers or store registers into external memory locations.

Syllabus Topic : Comparison and Selection of PIC Series as per Application

4.2 Comparison and Selection of PIC Series as per Application

- The microchip technology corporation in 1989, came up with the first 8 bit microcontroller called **PIC** (**Peripheral Interface Controller**).
 - Fig. 4,2.1 shows the block diagram of PIC microcontroller.



Fig. 4.2.1 : Block diagram of PIC microcontroller

As shown in Fig. 4.2.1 the PIC microcontroller consists of on-chip ROM, RAM, Timers, I/O ports.

The PIC family of microcontrollers introduced an array of 8 bit microprocessors. They comprise PIC10Fxx, PIC12Fxx, PIC16Fxx, PIC17Fxx and PIC18Fxx families. All these microcontroller families are 8 bit microcontroller families. It indicates that at a time each PIC microcontroller can process 8 bit data. The different 8 bit microcontrollers developed by microchip are :

- (i) PIC10xxx: 8 pin, 12 bit instruction format.
- (ii) PIC12xxx : 28 pin, 12 or 14 bit instruction format.
- (iii) PIC16Cxx: 14 bit instruction format.
- (iv) PIC17:16 bit instruction format.

(v) PIC18: 16 bit instruction format.

 Every PIC microcontroller supports different number of instructions and has a slightly different instruction format. Also the design of their peripheral functions is different.

Drawback : Hence, a drawback of PIC family is that the microcontroller are not totally compatible in software when we change from one family to another. e.g. PIC12Fxx have 12 bit wide instructions, PIC16Fxx have 14 bit wide instructions whereas PIC18Fxx have 16 bit wide instructions.

- The PIC18 family members share the same peripheral functions, instruction set and have 8 to 80 functional pins. Hence, it used for new designs as we can upgrade the PIC18 application to powerful chip versions. Also they are software compatible.
- If we need a small package then PIC10xxx PIC16xxx family of microcontrollers is used.

4.2.1 Comparison of Features of PIC10, PIC12, PIC16, PIC18 Families SPRU-Aug. 16

University Quest	University Question					
Q. Compare I	PIC10, PIC12, PIC16 ar	nd PIC18 series.	(Aug.	2016 (in Sem.), 5 Marks)		
Features	PIC10	PIC12	PIC16	PIC18		
Number of pins	6-40	8-64	8-64	18-80		
Instruction size	12 bits	12/14 bits	14 bits	16 bits		
Number of	33	35	49	83		
instructions						
Timers	1	1	3	4		
Parallel slave Port			Yes	Yes		
Performance	5 MIPS	5 MIPS	8 MIPS	Up to 16 MIPS		
Hardware stack	2 level	8 level	16 level	32 level		
Other features	 Comparator 	- SPI/I2C	- SPI/12C	- SPI/12C		
Supported:	8-bit ADC	 Comparator 	- Comparator	- Comparator		
	 Data Memory 	- 8-bit ADC	- 8-bit ADC	- 8-bit ADC		
· · ·	- Internal Oscillator	- Data Memory	- Data Memory	 Data Memory 		
·		 Internal Oscillator 	 Internal Oscillator 	 Internal Oscillator 		
		– UART	- UART	– UART		
	С. С	- PWMs	- PWMs	– PWMs		
		– LCD	– LCD	- LCD		
	na an an Anna a	- 10-bit ADC	- 10-bit ADC	- 10-bit ADC		
· .				- 8×8 Hardware Multiplier		
· .				– CAN		
				- USB		
•		•	- · · · ·	 Ethernet 		
Applications	(1) Security systems	(1) Security systems	(1) Sensing Robot Arm	(1) Data acquisition		
•	(2) Personal care	(2) Personal care	position	Systems		
	appliances	appliances	(2) Measurement of angular	(2) Home automation		
	(3) Low power remote	(3) Low power remote	speed	systems		
	transmitters and	transmitters and	(3) Data acquisition systems	(3) Lighting control		
	receivers	receivers	(4) Control of DC motors	(4) DC motor control (5) Stoppor motor control		
	·		(5) Stepper motor control (6) PID controllers	(5) Stepper motor control		
			(7) Low power remote	(7) Industrial controllers		
			transmitters and	(8) Embedded systems		
			receivers	(9) PID controllers in		
			(8) Real time clocks	process control		
			(9) Alarm systems	systems		
				(10) Security systems		

n

t

١

1

4-4





Fig. 4.9.2 : PIC18 Data and Program Memory Spaces

4.9.1 Program Memory Organization

SPPU - May 12, Dec. 12, May 13, Dec. 13, Aug. 14, May 15, Aug 15

U II	versity questions
Q.	Draw and explain program memory map of PIC
Q.	Explain Program memory organization of PIC in
	detail. (Dec. 2012, 4 Marks)
Q.	Describe in details memory organization of 18Fxxx.
	(May 2013, 8 Marks)
Q.	Explain memory organization of PIC
	microcontroller. (Dec. 2013, 8 Marks)
Q.	Draw and explain structure of program memory map of PIC.
	(Aug. 2014(In Sem.), Aug. 2015(In Sem.), 5 Marks)
Q.	Explain memory mapping of PIC18F
	Microcontroller ? (May 2015, 8 Marks)

- The PIC18F458 has a 21-bit program counter. Through this program counter we can access 2-Mbyte program memory space.
- The program memory contains instructions for execution and data tables for storing fixed data.
 Fig. 4.9.3 shows the diagram for the program memory map and stack for the PIC18F458.
- As shown in Fig. 4.9.3 the microcontroller has a 32 level stack. This stack holds the return addresses for interrupts and subroutine calls. This return address stack is not part of the program memory space.
- As shown in Fig. 4.9.3, the address 0000 H is allocated assigned to the **Reset vector.** This address is the address at which a after reset a microcontroller program will begin.
- The PIC18 has two interrupt priority levels ; high and low priority interrupts .
- The high-priority interrupt service routine is allocated address 0008 H. The PIC18 microcontroller assigns sixteen bytes to the high-priority ISRs (interrupt service routine) by default.

The low-priority interrupt service routine is allocated address 0018 H. The PIC18 microcontroller low-priority ISRs can be of any size. After the execution of the ISR the microcontroller should continue with the main program execution.





4.9.1.1 Program Counter

Q. Draw and explain the program counter of PIC microcontroller.

- The Program Counter (PC) is a **21 bit register** that holds the address of an instruction in memory. Fig. 4.9.4 shows the program counter.
- Its **function** is to keep the track of program execution. The program instruction bytes are fetched from locations in memory that are addressed by the program counter.

4-9

4-10

- It is an 8 bit register. This register is readable and writable.
- The program counter higher byte is called as the **PCH register**. It is an 8 bit register contains the PC15 – PC 8bits. This register is not directly readable or writable.



Reserved Fig

Fig. 4.9.4 : Program counter

- The PCLATH register is used to do updates on the PCH register .
- PCU is the upper byte of the 21 bit program counter. It has bits PC20 – PC16. The PCU is not directly readable or writable. The PCLATU register is used for updating the PCU register.
- -- The data bytes in program memory are accessed by the PC.
- With the help of the branching instructions like RCALL, CALL, GOTO and BRA use write can directly to the program counter directly.

4.9.2 Data Memory Organization

SPPU - May 12, Dec. 12, May 13, Dec. 13, Dec. 14, May 15, Dec. 15, May 16, Aug. 16

University Questions

Explain data memory organization of PIC Q. microcontroller. (May 2012, 3 Marks) Q. Explain data memory organization of PIC in detail. (Dec. 2012, 8 Marks) Q. Describe in details memory organization of 18Fxxx (May 2013, 8 Marks) Q. Explain memory organization of PIC (Dec. 2013, 8 Marks) microcontroller. Q. Draw and explain the data memory map of PIC18fxx series. (Dec. 2014, 8 Marks) Q. Explain memory mapping of PIC18F Microcontroller. (May 2015, 8 Marks) Q. Explain data memory organization with details description of GPRs and SFR in PIC18F458. (Dec. 2015, 8 Marks)

Q. Explain in detail data memory map of PIC18F with GPR and SFRs. (May 2016, 8 Marks)

PIC Microcontroller Architecture

Q. Explain data memory organization of PIC18. (Aug. 2016(In sem), 5 Marks)

- The data memory is implemented as static RAM (SRAM).
- Every location in the data memory is called as a
 File Register or register.
- The PIC18 microcontroller supports 4 KB of data memory such that every data register has a 12 bit address.
- Fig. 4.9.5 shows the data memory organization for the PIC18FXX8 devices.
- The PIC18 instructions are of 16 bits .Hence, for specifying the file register only 8 bits are used. As a result the 4096 file registers are divided into 16 banks.
- Every bank has (4096/16) = 256 bytes. For accessing a particular bank the lower 4 bits of the BSR (bank select register) are used.
- At a time only one register bank can be active. For changing the register bank we need to modify the lower 4 bits of BSR. The upper four bits of BSR are unimplemented.
- **Two types of registers** are available in the data memory as shown in Fig. 4.9.5. They are :
 - 1. General-purpose registers (GPRs)
 - 2. Special-function registers (SFRs).
- The General Purpose Registers (GPRs)are wused storing the data for different program modules and applications.
- The Special Function Registers (SFRs)are used by the microcontroller and the different peripherals in order to control the device operation.
- Bank 0 to Bank 14 is allocated for GPRs. Bank
 15 is allocated to SFRs.
- The data memory may be accessed directly or indirectly.
- Direct addressing may or may not the use of the BSR register.
- However indirect addressing needs 12 bit the File Select Register (FSR) for accessing a location in the memory map.
- All banks the banks can be accessed with the help of PIC18FXXX instructions.
- An Access Bank is used to group the bank 0 GPR and bank 15 SFR so that they can be accessed in a single cycle.

BSR<3:0>

Data memory mat

PIC Microcontroller Architecture



Fig. 4.9.5 : Data memory map for PIC18FXX8 device

4.9.2.1 Access Bank

- As shown in Fig. 4.9.5 the Access Bank is made up of Bank 0 GPR lower part and Bank 15 SFR higher part .It ensures that the commonly used registers can be accessed in a single cycle.
- As shown in Fig. 4.9.5 the two parts are called as Access bank low (GPRs) and Access bank high (SFRs).
- Of the 256 bytes of Access bank 128 bytes are allocated to GPRs and 128 bytes are allocated to SFRs.
- An "A bit "(access bit) in the instruction indicates whether the operation will take place in the Access Bank or the BSR. If A=0 then access bank is default access bank.
- The Access bank is useful for testing status flags, modifying control bits, software stacks, and context saving of registers.

4.9.2.2 Bank Select Register (BSR)

SPPU - May 12

SPPU - Dec. 15

University Question

- C. Explain use of bank select register. (May 2012, 2 Marks)
 An "A bit "(access bit) in the instruction indicates whether the operation will take place in the Access Bank or the BSR. If A=1 then (BSR) bank select register is used for selecting the desired bank.
- BSR is an 8 bit SFR. The lower 4 bits are used for selecting the bank and remaining 4 bits are zero.
- The 4 bit BSR along with 16 banks of 256 bytes accesses 16x 256 = 4KB of data memory.
- On reset BSR is set to 0. If BSR = 1 bank 1 is selected. Similarly if BSR = 2, bank 2 is selected.

4.9.2.3 Data Memory Registers

University-Question Q. Explain data memory organization with details description of GPRs and SFR in PIC18F458. (Dec. 2015, 8 Marks)

Two types of registers are available in the data memory. They are :

1. General-purpose registers (GPRs) 2. Special-function registers (SFRs).

Cture

her

(s).

ess

ext

12

(s) ess

S)

4.9.2.3(A) General Purpose Register File

- The general purpose registers are a group of RAM locations in the file register. Fig. 4.9.5 shows the general purpose registers. They are located from Bank 0 to Bank 14 in the data memory.
- The general purpose registers are mainly used for storing the data.
- The general purpose registers are of 8 bit.
- The register file can be accessed either directly or indirectly. Indirect addressing is done with the File Select Registers (FSR).
- They are not initialized on Reset. Their contents are unmodified on other resets.

4.9.2.3(B) Special Function Registers

- The **Special Function Registers (SFRs)** are registers used by the CPU and peripherals for controlling the desired operation of the device e.g. serial communication, timers, counters, PWM etc.
- The SFRs are implemented as static RAM.
- Each and every SFR is an 8 bit register. Fig. 4.9.6 shows the PIC18 registers.
- The SFRs can either be accessed by their names or their addresses.
- The SFRs can be classified into two types. They are :
 - (i) The SFRs related with the "core" function.
 - (ii) The SFRs related to the peripheral functions. Eg TMR0,TMR1 They have addresses from F80 H to FFF H.
- The unused SFR locations are read as '0's.

Address	Name	Address	Name		Address	Name		Address	Name	[
FFFh	TOSU	FDFh	INDF2		FBFh	CCPR1H		F9Fh	IPR1	
FFEh	TOSH	FDEh	POSTINC2		FBEh	CCPR1L		F9Eh	PIR1	
FFDn	TOSL	FDDh	POSTDEC2	4	FBDh	CCP1CON		F9Dh	PIE1	
FFCh	STKPTR	FDCh	PREINC2		FBCh	ECCPR1H		F9Ch	-	
FFBh	PCLATU	FDBh	PLUSW2		FBBh	ECCPRIL		F9Bh	-	
FFAh	PCLATH	FDAh	FSR2H		FBAh	ECCP1CON	·	F9Ah	-	
FF9h	PCL	FD9h	FSR2L	•	FB9h	· -		F99h	-	
FF8h	TBLPTRU	FD8h	STATUS		FB8h	-		F98h	-	
FF7h	TBLPTRH	FD7h	TMROH		FB7h	ECCP1DEL		F97h	-	
FF6h	TBLPTRL	FD6h	TMRCL		FB6h	ECCPAS		F96h	TRISE	
FF5h	TABLAT	FD5h	TOCON	·	FB5h	CVRCON		F95h	TRISD	
FF4h	PRODH	FD4h	-	21	FB4h	CMCON		F94h	TRISC	
FF3h	PRODL	FD3h	OSCCON		FB3h	TMR3H		F93h	TRISB	
FF2h	INTCON	FD2h	LVDCON		FB2h	TMR3L		F92h	TRISA	
FF1h	INTCON2	FD1h	WDTCON		FB1h	T3CON		F91h		
FF0h	INTCON3	FD0h	RCON		FB0h	-		F90h	-	
FEFh	INDF0 ⁽²⁾	FCFh	TMR 1H		FAFh	SPBRG		F8Fh	-	
FEEh	POSTINCO	FCEh	TMR 1L		FAEh	RCREG		F8Eh	-	
FEDh	POSTDEC0	FCDh	T1CON	.	FADh	TXREG		F8Dh	LATE	
FECh	PREINCO	FCCh	TMR2	. 1	FACh	TXSTA		F8Ch	LATD	
FEBh	PLUSW0	FCBh	PR2		FABh	RCSTA		F8Bh	LATC	
FEAh	FSROH	FCAh	T2CON		FAAh	-		F8Ah	LATB	I
FE9h	FSROL	FC9h	SSPBUF		FA9h	EEADR		F89h	LATA	I
FE8h	WREG	FC8h	SSPADD		FA8h	EEDATA	.	F88h	1	I
FE7h	INDF1	FC7h	SSPSTAT		FA7h	EECON2	·	F87h	-	I
FE6h	POSTINC1	FC6h	SSPCON1		FA6h	EECON1		F86h	-	I
FE5h	POSTDEC1	FC5h	SSPCON2		FA5h	IPR3		F85h		I
FE4h	PREINC1	FC4h	ADRESH		FA4h	PIR3		F84h	PORTE	ŀ
FE3h	PLUSW1	FC3h	ADRESL		FA3h	PIE3		F83h	PORTD	
FE2h	FSR1H	FC2h	ADCONO	ŀ	FA2h	IPR2		F82h	PORTC	l
FE1h	FSR1L	FC1h	ADCON1		FA1h	PIR2		F81h	PORTB	
FEOh	BSR	FC0h			FAOh	PIF2	1	F80h	PORTA	L

Fig. 4.9.6 : Special function register map

4.10	Status Register	- Many instructions affect the status flags. They
	SPPU - Dec. 12, May 13, Dec. 13,	are 1 bit registers provided to store the result of
	May 14, Aug. 14, Aug. 15	is a carry out of the MSB bit of result
Unive Q.	rsity Questions Explain status register of PIC.	- The instructions BSF, BCF, MOVFF, MOVWF
	(Dec. 2012, 4 Marks)	and SWAPF do not affect the Z, C, DC, OV and
Q.	Draw and explain status register of PIC	N Dits of the STATUS register. Hence, they can
\	Explain status register of PIC microcontroller	be used to change the STATUS register.
G.	(Dec. 2013, 6 Marks)	- If the STATUS register is used as destination
Q.	Draw and explain status register of PIC controller. (May 2014, 8 Marks)	disabled. Depending on the microcontroller logic
Q.	What is the function of status register in PIC microcontroller. Explain in detail.	1 11 PCON Posicitor
	(Aug. 2014(in sem), 3 Marks)	
Q.	Explain status register in PIC18. (Aug. 2015(In sem), 2.5 Marks)	- The Reset Control (RCON) register contains flag bits that allow differentiation between the
– Th	e Status register is shown in Fig. 4.10.1. It is	sources of a device reset.
an res	8 bit register. It is also called as flag gister.	- These flags include the $\overline{\text{TO}}$, $\overline{\text{PD}}$, $\overline{\text{POR}}$, $\overline{\text{BOR}}$
- Th	ere are five conditional flags as shown in	and \overline{RI} bits.
Fig	z. 4.10.1.	 This register is readable and writable
		RI TO PD POR BOR
bi	it7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	bit 7 bit 0
bit 7-	5 Unimplemented : Read as '0'	bit 7 JPEN : Interrupt Priority Enable bit
bit 4	N : Negative bit	1 = Enable priority levels on interrupts
	1 = Result was negative, 7th MSB bit of	0 = Disable priority levels on interrupts (PIC16CXXX
	result is 1	Compatibility mode)
	0 = Result was positive, 7 th MSB bit of	Dito-SUnimplemented : Head as 0
	result is zero.	bit 4 RI : RESET Instruction Flag bit
bit 3	OV : Overflow bit	1 = The RESET instruction was not executed
	1 = Overflow occurred for signed	0 = The RESET instruction was executed causing a device
	arithmetic	Reset (must be set in software after a Brown-out Reset
-	0 = No overflow occurred	occurs)
bit 2	Z : Zero bit	bit 3 TO : Watchdog Time-out Flag bit
	1 = The result of an arithmetic or logic	1 = After power-up, CLRWDT instruction or SLEEP
	operation is zero	instruction
	0 = The result of an arithmetic or logic	0 = A WDT time-out occurred.
	operation is not zero.	bit 2 PD Power-down Detection Flag bit
bit 1	DC : Digit Carry bit	1 = After power-up or by the CLRWDT instruction
•	For ADDWF, ADDLW, SUBLW and	0 = By execution of the SLEEP instruction
	SUBWF instructions.	
· .	$1 = A$ carry-out from the 4^{th} low-order bit	DIT 1 POH : Power-on Heset Status Dit
	of the result occurred.	I = A Mower-on Reset and occurred
	0 = No carry-out from the 4 th low-order bit	after a Power on Reset occurred (must be set in software
	of the result.	
bit O	C : Carry bit	bit 0 BOR : Brown-out reset status bit
	For ADDWF, ADDLW, SUBLW and	1 = A Brown-out Reset has not occurred.
	SUBWF instructions :	0 = A Brown-out Heset occurred (must be set in software
	1 = A carry-out from the Most Significant	after a Brown-out Heset occurs)
	bit of the result occurred	Fig. 4.11.1 : RCON register
	0 = No carry-out from the Most	The many second regions
•	Significant bit of the result occurred.	
	Fig. 4.10.1 : Status register	



Fig. 4.12.1 : PIC stack

Function : The stack is a reserved RAM area of memory where temporary data or address can be stored. A **5 bit stack pointer** is used to hold the address of the most recent entry.

 The stack is of 21 bit and can acquires values from 000000H to 1FFFFFH. The size of stack is 21 bit because the program counter is of 21 bits.

Size : The 5 bit stack pointer can access $2^5 = 32$ locations making the stack a 32 level deep stack. Each stack location is 21 bits wide as shown in Fig. 4.12.1. The stack pointer can take values from 00H to 1FH.

- While the information is written on the stack, the operation is called **PUSH**. When the information is read from the stack, the operation is called **POP**.
- Reset address : On reset, the SP register is initialized to 0.
- The stack pointer register is not readable or writable.
- Whenever a CALL instruction is executed the contents are PC are loaded or PUSHED onto the stack and after a RETURN, RETFIE or RETLW instruction the contents of PC are poped off from the stack.
- The last location pointed by the stack pointer is called as **Top of stack**.
- Stack pointer is incremented by 1 when data is pushed onto the stack and when the data is to be retrieved/popped from the stack, SP decrements by 1.
- Stack is mainly used for interrupts and calls.

Syllabus Topic : Oscillator Options (CONFIG)

4.13 Oscillator Options (CONFIG) SPPU-Aug.14

University Question

Q. What are the various oscillator options ? How they can be selected using config register.

(Aug. 2014(In Sern.), 5 Marks)

- We need the system clock for operating the microcontroller system and peripherals and for executing the programs properly.
- One instruction cycle comprises of four device system clock periods (T_{SCLK}).
- $T_{\rm SCLK}$ is derived from an external system clock. The oscillator mode is decided by the configuration bits that are programmed.
- The different operating modes of the oscillator are :
 - 1. LP: Low Frequency (Power) Crystal
 - 2. XT: Crystal/Resonator
 - 3. HS: High Speed Crystal/Resonator
 - 4. **HS4** : High Speed Crystal/Resonator with 4x frequency PLL multiplier enabled
 - 5. RC : External Resistor/Capacitor
 - 6. EC : External Clock
 - 7. ECIO: External Clock with I/O pin enabled
 - 8. RCIO : External Resistor/Capacitor with I/O pin enabled

- OSC1 is the default oscillator. Fig. 4.13.1 shows the oscillator clock sources.



Fig. 4.13.1 : Oscillator clock sources

- The Timer 1 oscillator operates at 32 KHz T_{T1P} is the output got from Timer 1 oscillator as shown in Fig. 4.13.1.
- The different oscillator options are used for different applications.

4-14

PIC Microcontroller Architecture

Syllabus ⁻	Topic : CONFIG1H Register	1. LP:	Low
4 12 1 CON	TIC14 Pegister	2. XT :	Cryst
4.13.1 COM	ridin Register		THEIL
- The CONF	G1H register is used for selecting	4. HS4	: Hig
the clock os	cillator.	4x f	requer
		5. RC :	Exter
Bit7 Bit6 Bi	t5 Bit4 Bit3 Bit2 Bit1 Bit0	6. EC :	Exter
		7. ECI	O:Ex
OSC	SEN FOSC2 FOSC1 FOSC0	8 RCI	0 · F
			nin on
bit 7 – 6 : Unimp	plemented.		
Bit 5 OSC	SEN (Oscillator system clock switch Enable Bit)	FUSU2:FUSU	
1.00	cillator system clock switch disabled	Conliguration	
0.00	cillator system clock switch enabled	Dits	
bit 4 - 3 : unimp	000	LP :	
bit 2 : 0 : FOSC	2 : FOSC1 Oscillator Selection Bits.		Powe
FOSC2:FOSC0	Oscillator Mode		
Configuration		001	XT:C
Dile 0.0		010	HS:H
Dils 2-0			Crysta
000	LP : Low Frequency (Power) Crystal		
001	XT : Crystal/Resonator		
010	HS : High Speed Crystal/Resonator		
011	RC : External Resistor/Capacitor	011	RC : E
100	EC : External Clock		Resiste
101	ECIO : External Clock with I/O pin enabled		
110	HS4 : High Speed Crystal/Resonator with	<u> </u>	
·.	4x frequency PLL multiplier enabled	100	EC : E
111	RCIO :External Resistor/Capacitor with I/O pin enabled		
17% - 4 ·	2.2. CONFIC (II Desister)		

Fig. 4.3.2 : CONFIGIH Register

4.13.2 **OSCCON Control Register**

Fig. 4.13.2(a) shows the OSCON control Register. This register controls the clock switching between the main oscillator and Timer 1 oscillator.

· · ·	bit 7	bit 1	bit 0	r		
	Unimple	emented	SCS			
bit 7 — 1 bit 0	unimplemented Re SCS – system cloc	ead as 0 k switch bi t		· .		
	If $\overrightarrow{OSCEN} = 0'$ and $\overrightarrow{T1OSCEN} = 1$ 1 = Switch to Timer 1 oscillator/clock pin. 0 = Use primary oscillator/clock pin					
•	If OSCEN and T1O SCS = 0	SCEN have other	values,			
		SCON				

Fig. 4.13.2(a): OSCON control register

4.13.3 **Types of Oscillators**

By programming the configuration bits FOSC2:FOSC0 a programmer can select one of the eight operating modes. The eight oscillator operating modes are as follows :

- 1. LP : Low Frequency (Power) Crystal
- al/Resonator
- Speed Crystal/Resonator
- gh Speed Crystal/Resonator with ncy PLL multiplier enabled
- rnal Resistor/Capacitor
- nal Clock
- ternal Clock with I/O pin enabled
- External Resistor/Capacitor with abled

FOSC2:FOSC0 Configuration Bits	Oscillator Mode	Oscillator Function
000	LP : Low Frequency (Power) Crystal	It takes the least current and is suitable for low frequency or low power applications.
001	XT : Crystal/Resonator	
010	HS : High Speed Crystal/Resonator	It takes the maximum current of all the modes. It is used for high frequency applications.
011	RC : External Resistor/Capacitor	It provides a clock out such that the oscillator frequency is divided by 4.
100	EC : External Clock	It provides a clock out such that the oscillator frequency is divided by 4.
101	ECIO : External Clock with I/O pin enabled	1/0
110	HS4 : High Speed Crystal/Resonator with 4x frequency PLL multiplier enabled	It takes the maximum current of all the modes. It is used for high frequency
		applications. The PLL multiplies the external clock frequency by 4
111	RCIO :External Resistor/Capacitor with I/O pin enabled	I/O

Crystal Oscillators/Ceramic 4.13.4 Resonators for LP, XT, HS and **HS4 Modes**

Fig. 4.13.3 shows the crystal oscillator for LP. XT, HS and HS4 modes.





As shown in Fig. 4.13.3 the crystal oscillator is connected to the OSC1 and OSC2 pins. A series or parallel cut crystal is used.

4.13.5 Crystal Oscillators for EC or ECIO Modes

Fig. 4.13.4 shows the EC oscillator. It uses an external clock. In this mode the OSC1 pin is driven by CMOS drivers and at OSC2 pin the oscillator frequency is divided by 4 for testing and synchronization applications.



Fig. 4.13.4 : External clock for EC mode

- After a brown-out Reset there is some delay for power up .After a power on Reset if the PWRT is disabled there is no time out.
- Fig. 4.13.5 shows the oscillator for ECIO mode. It also uses an external clock .In this mode the OSC1 pin is driven by CMOS drivers and OSC2 pin is multiplexed with an I/O pin .



Fig. 4.13.5 : External clock input operation

After a brown-out Reset there is some delay for power up . After a power on Reset if the PWRT is disabled there is no time out.

4.13.6 External RC Oscillator

Fig. 4.13.6 shows the External RC oscillator.





- Its oscillation frequency is a function of :
 - (a) REXT
 - (b) Cext
- (c) Supply voltage (d) Operating temperature
- It is used for applications that are not dependent on time.

4.13.7 External RC Oscillator with I/O Enabled

- Fig. 4.13.7 shows the External RC oscillator I/O mode.
- Its oscillation frequency is a function of :
 - (a) REXT
 - (b) Cext
 - (c) Supply voltage
 - (d) Operating temperature
- It is used for applications that are not dependent on time. The OSC2 pin is set up as an I/O pin.



4.14 Clock / Instruction Cycle

- The clock input (from OSC1) is internally divided by four in order generate four nonoverlapping quadrature clocks, namely Q1, Q2, Q3 and Q4.
- After every instruction cycle the Program Counter (PC) is incremented by 1.
- Fig. 4.14.1 shows the clocks and instruction execution.
- In the clock cycle Q4, generally the instruction is fetched from the program memory then the instruction is latched into the instruction register.

PIC Microcontroller Architecture

4

sı e:

4

	The second s
03	Clock
04	'
PC PC PC+2 PC+4	
(RC mode) Fetch INST (PC)	
Execute INST (PC - 2) Fetch INST (PC + 2)	
Execute INST (PC) Fetch INST (PC)	+ 4)
Execute INST (PC	C + 2)

4-17

Fig. 4.14.1 : Clock/Instruction cycle

4.14.1 Instruction Flow/Pipelining

SPPU - Dec. 12, Dec. 15

University Questions		and the second	and the second
O Explain instructio	on planting structure of PIC with the ba	n of example	(Dec 2012 8 Marke)
G. Explain instruction	or pipeline suddule of FIC with the ner	por example.	(Dec. 2012, o marks)
 Explain instruction 	on pipeline flow in PIC18F.		(Dec. 2015, 8 Marks)

- An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4) as shown in Fig. 4.14.1.

- The PIC18 microcontroller needs four takes 4 clock periods of the oscillator for executing an instruction.

Q_1	Q_2	Q_3	39 		$\overline{\mathbf{Q}}_4$	
DECODE	READ	PROC	ESS	WRI'	ΓE Τ	0

Fig. 4.14.2 : Pipeline flow after instruction is fetched

- During the first clock period Q_1 the instruction that is fetched is decoded and placed in the instruction queue.
- During the second clock period Q_2 the microcontroller fetches the operand from the file register that is specified.
- During the third and fourth clock periods Q_3 and Q_4 the instruction execution is completed and the result is placed in the desired destination register.
- **Pipelining** is defined as the method of fetching the next instruction when the current instruction is being executed. Pipelining is possible because of queue.
- The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle.

- However, because of pipelining, each instruction except the branch instructions executes in one cycle.

- If a branch instruction is executed the contents of the program counter are modified (e.g. GOTO, BRA, CALL) then for executing the instruction we need two cycles .
- Fig. 4.14.3 shows an instruction pipeline flow.

, ·		T _{CY} 0	T _{CY} 1	T _{CY} 2	T _{CY} 3	T _{CY} 4	T _{CY} 5
1.	MOVLW 30H	Fetch 1	Execute 1				
2.	MOVWF PORTC		Fetch 2	Execute 2			
3.	BRA L1			Fetch 3	Execute 3		
4.	BSF PORTB,2	د			Fetch 4	Flush	
5.	Instruction @ address L1					Fetch L1	Execute L1

Fig. 4.14.3 : Instruction pipeline flow

4-18

Note: Except the branch instructions, All instruction are are executed in single cycle.

4.14.2 Advantage of Pipelining

The execution unit always reads the next instruction byte from the queue. This process is faster than sending out the address to memory and waiting for next instruction to arrive. Pipelining eliminates the execution unit waiting time and speeds up the processing.

Syllabus Topic : RESET Operations

4.15 **RESET Operations**

- The main function of Reset circuit is place values in the registers such that the Microcontroller can start or restart without any intervention.
- The PIC18FXX8 supports different types of RESET. They are :
 - (a) Power-on Reset (POR)
- (b) MCLR Reset during normal and Sleep
- (c) Programmable Brown-out Reset (PBOR) (d) Stack Full Reset
 - (f) Watchdog Timer (WDT) Reset during normal operation

(e) RESET Instruction

- (g) Stack Underflow Reset
- Fig. 4.15.1 shows the PIC18 microcontroller Reset circuit. The MCLR signal is the manual reset signal that when activated resets the PIC18 microcontroller.
- Most of the PIC18 registers are not affected by a reset. However some of the registers will be forced to any "RESET state" by the RESET instruction execution.
- After RESET the microcontroller begins program execution from memory address 0x0000 H. This address is called **reset vector**.



Fig. 4.15.1 : Reset Circuit

PIC Microcontroller Architecture

4.15.1 Power-on Reset (POR)

- A power-on reset (POR) pulse is generated when the microcontroller detects a rise in the V_{DD}.
- The $\overline{\text{MCLR}}$ is connected through a 1 K Ω to 10 K Ω resistor to V_{DD}. This eliminates the external RC components that are required for generating the delay.

4.15.2 MCLR

- PIC18FXX8 devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.
- MCLR pin uses an RC network for power on reset for ESD protection as shown in Fig. 4.15.2.



Fig. 4.15.2 : External power-on reset circuit (For Slow V_{pp} Power-Up)

4.15.3 Power-up Timer (PWRT)

- On power-up through POR, the PWRT (Powerup Timer) supplies a fixed nominal time-out. This timer operates on an internal RC oscillator.
- Till the PWRT is active the microcontroller is in RESET condition.
- PWRTEN is a configuration bit that is used for enabling /disabling the PWRT.

4.15.4 Oscillator Start-up Timer (OST)

- After the PWRT delay, the Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle from OSC1 input.
- This delay guarantees the crystal oscillator or resonator is stabilized and has begun operation.
- The OST time-out is invoked only on Power-on Reset or wake-up from Sleep or for XT, LP, HS and HS4 modes of the oscillator.

4.15.5 PLL Lock Time-out

- PLL Lock Time-out is the fixed time supplied by the Power Up Timer for locking the oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms. Syllabus Topic : Brown-out Reset (BOR) or Brown-out Detection (BOD)

4.15.6 Brown-out Reset (BOR) or Brownout Detection (BOD)

SPPU - Dec. 2014, Aug. 2015

University Questions

0.

Q. Explain the BOD mode of PIC18FXXX.

(Dec. 2014, 4 Marks)

Write a short note on BOD. (Aug. 2015(In Sem.), 5 Marks)

"Brown-out" is a condition where the power level of the microcontroller temporarily becomes low.

- **BOREN** is a configuration bit used for enabling/disabling the Brown-out Reset circuit.
- If V_{DD} falls below the desired parameter the device may RESET. The microcontroller chip remains in Brown-out Reset till V_{DD} rises above V_{BOR} (trip voltage).

If the power-up timer is enabled, then it will be activated after V_{DD} rises above V_{BOR} . The microcontroller will remain in RESET condition for an additional period.



Fig. 4.15.3 : Block diagram of brown out detection circuit

Fig. 4.15.3 shows a circuit for brown out detection.
- voltages.
- Fig. 4.15.4(a) and 4.15.4(b) shows external brown-out protection circuits. The internal brown out detection circuit must be disabled if any of circuits shown in Figs. 4.15.4(a) or (b) are used.







Fig. 4.15.4(b) : External brown-out protection

4.15.7 Reset Instruction

The reset instruction is used to reset all the registers and flags affected due to the MCLR reset.

4.16 Watchdog Timer (WDT)

SPPU - May 13, Aug. 16

Universit	y Questions		
Q. Exp	blain watchdog timer.	(May 201	3, 8 Marks)
Q. Exp	plain the use of watch	dog timer.	
	(Au	g. 2016(In Sem	.), 5 Marks)

Use : The Watchdog Timer (WDT) can be used for doing a microcontroller RESET or making the microcontroller return to operating mode. This feature improves and enhances the overall microcontroller system operation.

The Watchdog Timer is a free running, on-chip RC oscillator. This RC oscillator is different

The brownout circuit has four reset trip than the RC oscillator that is present at the OSC1/CLKI pin.

- Even if the system clock oscillator has stopped the WDT will run, even if a SLEEP instruction is executed by the microcontroller. When the watchdog Timer operates normally and if a time out occurs then in that condition the watch dog Timer generates a device Reset.
- When the watch dog timer is in the SLEEP mode and if a time out occurs then the microcontroller wakes up and continues normal operation.
- When a watch dog Timer time out occurs the
- TO bit in the RCON register is cleared i.e. mode 0.
- The WDTEN configuration bit can be used for enabling /disabling the watchdog Timer. However if the WDTEN bit is disabled, then the watchdog timer can be enabled / disabled with the SWDTEN instruction.

4.16.1 WDTCON : Watchdog Timer **Control Register**

Fig. 4.16.1 shows the Watchdog timer control register.





Fig. 4.16.2 : Watchdog timer

PIC Microcontroller Architecture



4

Syllabus Topic : Brief Summary of Peripheral Support

4.19 Brief Summary of Peripheral Support

- The different peripherals supported by PIC18 microcontroller are as follows :
 - 1. MSSP module SPI/I2C interface
 - 2. Analog Comparators
 - 3. 10-bit, 8 channel ADC
 - 4. UART for serial communication
 - 5. CCP module
 - 6. 8×8 Hardware Multiplier
 - 7. 4 Timers : Timer 0 , Timer 1 , Timer 2 and Timer 3

8. 5 I/O ports : PORT A , PORT B , PORT C , PORT D and PORT E .

9. Interrupts

- Let us see these peripherals in brief. They are discussed in detail in further chapters.

4.19.1 I/O Ports

- PIC 18F458 is a 40 pin IC having 5 I/O ports viz. Port A, Port B, Port C, Port D and Port E.
- Some of the pins of I/O ports are multiplexed with an alternate function from the peripheral features on the device.
- Whenever a peripheral is enabled that pin cannot be used as a general purpose I/O pin.
- For using the ports as an input or output we need to program the ports.
- Each PORT has three SFRs for its operation. They are :

(i) PORTx (reads the levels on the pins of the device)

- (ii) TRISx (data direction register)
- (iii) LATx (output latch)

Eg. for Port D we have PORTD, TRISD and LATD SFRs. TRISx register is used for making the port an input port or output port.

The LATx register is used for read-modify-write operations.

Table 4.19.1 lists the SFR addresses of ports A-E for PIC18F458.

P1C18F458						
Port	Address					
PORT A	F80H					
PORT B	F81H					
PORT C	F82H					
PORT D	F83H					
PORTE	F84H					
LATA	F89H					
LATB	F8AH					
LATC	F8BH					
LATD	F8CH					
LATE	F8DH					
TRISA	F92H					
TRISB	F93H					
TRISC	F94H					
TRISD	F95H					
TRISE	F96H					

Table 4.19.1 : SFR addresses of ports A-E for

4.19.2 Timers / Counters

Function and use: The PIC18 family has two to five timers depending on the family member. The timers are called as Timer 0, Timer 1, Timer 2, Timer 3 and Timer 4. The PIC18F458 supports 4 timers Timer 0, Timer 1, Timer 2 and Timer 3. They can be used as timers in order to generate a time delay or as counters to count events occurring, outside the microcontroller.

When the timer is used as the timer, the PIC18's crystal is used as the frequency source. 1th

 $\frac{1}{4}^{\text{th}}$ of crystal oscillator frequency is given to the

- timer. When the timer is used as counter, it is a pulse outside the circuit that increments the TMRxH and TMRxL registers. Additional registers used in this mode are TOCON, TMR0H, TMR0L.
- The TOCS (timer 0 clock source) bit in the TOCON register decides the source of clock for the timer. if bit=0 then the timer operates as a timer with pulses from OSC1 and OSC2 pins. If bit =1 then the timer operates like a counter and gets the pulses outside from PIC18.

	Microcontrollers (SPPU-E&TC)	4-26	PIC Microcontroller Architecture
entre afferset	4.19.4.2 Serial Port Interrupts		19.5 PIC18F458 ADC
	 The serial port interrupt is generated because TXIF or RCIF. One interrupt is used for sending the data byte and the other whenever a day byte is received. If the TXIE or RCIE flags in the PIE regists are enabled when TXIF or RCIF are 1, the PIC18 microcontroller is interrupted and goes 0008H location for executing the interrupted routine. 	of - ng - er ne to pt	 ADC is most commonly used in data acquisition systems. Hence, the PIC microcontrollers have an on-chip ADC. The Analog - to - Digital (A/D) converter for PIC18 has following features. (i) It is a 10 bit ADC. (ii) Depending on the PIC18 family member, the chip can have 5 to 15 channels. In PIC18F458 there are 8 inputs RA₀-RA₇ of nort. A Theorem wide as 8 analog.
	The DIC12 supports three outcome i herdra		channels.
	 The PICIS supports three external hardware interrupts. They are INT0, INT1 and INT These interrupts are located on pins RB0, RE and RB2. They are directed to vector location 0008H. These interrupts can be enabled by setting the INTxIE bit in the INTCON and INTCON registers. 	12. 13.1 10.1 1	 (iii) The A/D module has four registers. They are: (a) ADRESH (A/D Result High Register) (b) ADRESL (A/D Result Low Register) (c) A/D control register 0 (ADCON0) (d) A/D control register 1 (ADCON1) (iv) The ADRESH and ADRESL registers hold
	- On reset, the microcontroller configures the interrupts as positive edge triggered interrupts	se s.	the result of the A/D conversion and give
	4.19.4.4 PORT B-Change Interrupts	<i></i>	a 16 bit output.
	 The pins RB₄ - RB₇ of port B can invoke a interrupt whenever any modifications and detected on the respective pin. The interrupt called "PORTB-change interrupt". These interrupts have a single interrupt fla RBIF in the INTCON register. They can be enabled by the RBIE bit in the INTCO. register. Even though PORT-B change interrupt can us four port B pins, it is considered to be a single interrupt. This interrupt is used mainly for keyboar interfacing. 4.19.4.5 Enabling and Disabling an Interrupt On reset, all the interrupts are disabled. Even the interrupts are activated they will not be responded by the microcontroller on reset. These interrupts need to activated by softwar so that the microcontroller can service the interrupt. 	n e is g pe N se le d if re e	 converter, 6 of the 16 bits will remain nnused. The upper 6 or lower 6 bits can be left unused. (v) The ADCON0 is a A/D control register used for setting the conversion time. It can also be used to select the analog input channel. The ADCON1 is a A/D control register used for setting V_{ref}voltage. (vi) The analog reference voltage V_{ref} can be selected by using V_{DD} or voltage level on the V_{REF+} or V_{REF-} pins. V_{ref} = V_{ref}(+) - V_{ref}(-) (vii) The A/D conversion time is decided by the crystal oscillator connected to OSC1 and OSC2 pins of PIC18F458. It has to be greater than 1.6 ms. Fig. 4.19.2 shows the PIC18 ADC Block Diagram.
	 The interrupts can be enabled or disabled b modifying the GIE bit in the INTCON register. 	y	



Fig. 4.19.2 : PIC ADC Block Diagram

4.19.6 MSSP with SPI/I2C

- The Master Synchronous Serial Port (MSSP) of PIC18 is a serial interface. It is used for communicating the PIC microcontroller with the different peripheral devices like A/D converts, D/A converters, EEPROMS, RTCs, shift registers, display drivers, SD cards, temperature sensors, USB devices etc.
- For data transmission and reception, the MSSP needs a common clock signal for the transmitter and the receiver.
- The MSSP module supports two operating modes. They are :
 - (i) Serial Peripheral Interface (SPI)
 - (ii) Inter-Integrated Circuit (I2C)
- Both the SPI and I2C are serial interface protocols as studied in chapter 12.
- SPI protocol was developed by Motorola. This serial interfacing method today has become an industry standard because of its easy use and flexibility.
- I2C protocol was developed by Philips. This serial interfacing method supports data transfers at 100 Kbps, 400 Kbps and high speed data transfers at 3.4 Mbps.
- Both the SPI and I2C protocols share the same signal pins. However, both these protocols cannot be active at the same time. The pins used by SPI and I2C MSSP module are :
 - (i) Serial Data Clock (SCK) \rightarrow RC3/SCK/LVDIN

(ii) Serial Data In (SDI) \rightarrow RC4/SDI/SDA. (iii) Serial Data Out (SDO) \rightarrow RC5/SDO

4.19.7 Serial Port and USART

- The PIC18FXXX contains the Universal Synchronous Asynchronous Receiver Transmitter (USART) module.
- The USART can be operated in the following modes:
 - (i) Asynchronous mode
 - (ii) Synchronous mode
- The asynchronous mode is used for communicating with peripheral devices like personal computers, CRT terminals. The synchronous mode is used for communicating with peripheral devices like ADCs, serial EEPROMs.
- The registers that are responsible for serial communication and handling UART are :
 - (1) SPBRG register (Serial Port Baud Rate Generator)
 - (2) TXREG (Transfer register)
 - (3) RCREG (Receive register)
 - (4) TXSTA (Transmit Status and Control Register)
 - (5) RCSTA (Receive Status and Control Register)
 - (6) PIR1 (Peripheral Interrupt Request Register PIR1)

Microcontrollers (SPPU-E&TC)	4-28	PIC Microcontroller Architecture	The states is the
 4.19.7.1 USART Asynchronous Mode In the asynchronous mode, the PIC sends 8 bits or 9 bits along with start bits. It uses a non return-to-zero (NRZ) For achieving different baud rates the on-chip dedicated 8-bit baud rate generation of the UART is responsible for transmitting and receiving the data. Both the UART transmitter and sections are functionally independent. they have same baud rates and em same data format. By clearing the SYNC bit in the TXSTA 	defor produci bit shift rat218UART and stop formatThe UART 9th bit can bit 9th bit	ing a clock of either x16 or x64 of the ite. I does not support parity .However a be added as parity using software. Ious mode is stopped during SLEEP. RT Asynchronous Mode comprises of ing : ling circuit Rate Generator hronous Transmitter hronous Receiver 12.13 we have seen how the baud rate is used to generate different baud	
we can select the UART asynchronous r	node. rates.		

- Depending on the BRGH bit in the TXSTA register, the baud rate generator is responsible

- The sampling circuit samples data on the RC7/RX pin three times to check the signal level present at the RX pin i.e. high or low.



PIC18F458 Instruction Set

5.1 PIC18F458 Addressing Modes

- When the microcontroller executes an instruction, it performs a specific function on the data. The data is stored at some source location. This data must be moved or copied to a destination location. The methods by which these address locations are specified are called as **addressing modes**.
- The PIC18 microcontroller supports
 4 addressing modes. They are :
 - (i) Immediate addressing mode
 - (ii) Direct addressing mode
 - (iii) Register indirect addressing mode
 - (iv) Indexed ROM addressing mode

5.1.1 Immediate Addressing Mode

- **Immediate addressing mode** is the simplest addressing mode to get data in this addressing mode the source operand is a constant rather than a variable.
- When the instruction is assembled, the operand comes after the opcode. The operand is called as a literal. The letter L indicates immediate.
- The immediate addressing mode is used to load data into the PIC registers and WREG register. However, it cannot be used to load data into any of the file register.

Example :

1.	MOVLW 0x40	Load 40H into WREG register
2.	ANDLW 50H	And 50H with WREG
3.	IORLW 20H	Logically OR 20H with the WREG register and store result in WREG register.

5.1.2 Direct Addressing Mode

- In the direct addressing mode, the 8 bit data is in a RAM memory location whose address is specified in the instruction. **Use :** The direct addressing mode is used for accessing the RAM file register.

UNIT - IV

- The letter **"F"** used in the instruction indicates the address of file register location.

Example :

1.	MOVLW 0x23 MOVWF 0x10	WREG = 23H This instruction will copy the contents of WREG register i.e. 23H to the file register RAM location 10H.
2.	MOVFF 0x30, PORTC	This instruction will copy the contents of memory location 30H to PORTC.
3.	MOVFF PORTB, PORTC	This instruction will copy the contents of PORTB to PORTC.

5.1.3 Register Indirect Addressing Mode

Use : The register indirect addressing mode is used for accessing data stored in the RAM part of the file register.

- In register indirect addressing mode a register is used as a pointer to the ROM location of the file register.
- For register indirect addressing mode three file select registers (FSRs) are used. They are FSR0, FSR1 and FSR2.
- The FSR is a 12 bit register. It covers the complete 4KB RAM space of the PIC18.
- PIC18 is a 8 bit microcontroller. Hence, FSR registers are split into 8 bit so that they can be placed in the SFR space.
- The FSRs have low byte parts (FSRxL) and high byte parts (FSRxH) e.g. FSR0L and FSR0H are low and high byte parts of FSR0. Only lower 4 bits of FSRxH are used.

PIC18F458 Instruction Set

 Each FSR register is associated with an indirect register INDFx. These registers are INDF0, INDF1 and INDF2.

Example :

- (i) LFSR 1,0x55 Load FSR1 with 55H.
- (ii) MOVWF INDF1 Copy the contents of WREG to RAM location FSR1 points to.
- The advantage of register indirect addressing mode is that it makes the addressing dynamic.

5.1.4 Indexed ROM Addressing Mode

Use : Indexed ROM addressing mode is used for accessing the data from look-up tables that reside in the PIC18 program ROM.

Syllabus Topic : Overview of Instruction Set

5.2 Overview of Instruction Set

- The PIC18 instruction set adds many enhancements to the previous PIC micro instruction sets, while maintaining an easy migration from these PIC micro instruction sets.
- Most instructions are a single program memory word (16 bits) but there are three instructions that require two program memory locations.
- Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.
- The instruction set is highly orthogonal and is grouped into four basic categories :

(a)	Byte-oriented operations
(b)	Bit-oriented operations
(c)	Literal operations
(d)	Control operations

- The PIC18 instruction set summary in Table 5.2.2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 5.2.1 shows the opcode field descriptions.
- Most **byte-oriented** instructions have three operands :
 - 1. The file register (specified by 'f')
 - 2. The destination of the result (specified by 'd')
 - 3. The accessed memory (specified by 'a')

The file register designator 'f specifies which file register is to be used by the instruction.

- The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.
- All **bit-oriented** instructions have three operands :
 - 1. The file register (specified by 'f')
 - 2. The bit in the file register (specified by 'b')
 - 3. The accessed memory (specified by 'a')
 - The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.
- The **literal** instructions may use some of the following operands :
 - (a) A literal value to be loaded into a file register (specified by 'k')
 - (b) The desired FSR register to load the literal value into (specified by 'f')
 - (c) No operand required (specified by '---')
- The **control** instructions may use some of the following operands :
- (a) A program memory address (specified by 'n')
- (b) The mode of the CALL or RETURN instructions (specified by 's')
- (c) The mode of the table read and table write instructions (specified by 'm')
- (d) No operand required (specified by '--')
- All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSBs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.
- All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the

execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

- The double-word instructions execute in two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µs.
- If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs. Two-word branch instructions (if true) would take 3 μs.

Table 5.2.1 : Opcode Field Descriptions

Field	Description
A	RAM access bit :
	a = 0 : RAM location in Access RAM (BSR register is ignored)
	a = 1 : RAM is specified by BSR register
bbb	Bit address within an 8-bit register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank
d	Destination select bit :
	d = 0 : store result in WREG
	d = 0 : store result in file register f
destination	Destination either the WREG register or the specified register file location
f	8-bit register file address (0x00 to 0xFF)
f _s	12-bit register file address (0x000 to 0xFFF). This is the source address
f _d	12-bit register file address (0x000 to 0xFFF). This is the destination address
ĸ	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name.
PRODH	Product of Multiply High Byte
PRODL	Product of Multiple Low Byte.
S	Fast call / return mode select bit :
	s = 0 : do not update into / from shadow registers
	s = 1 certain register loaded into / from shadow registers (Fast mood)
ų	Unused or unchanged.

Field	Description						
WREG	Working register (accumulator).						
x	.Don't care (0 or 1).						
	The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all microchip software tools.						
TBLPTR	21-bit Table pointer (points to a program memory location).						
TABLAT	8-bit Table Latch						
TOS	Top of Stack						
PC	Program Counter						
PCL	Program Counter Low Byte						
РСН	Program Counter High Byte						
PCLATH	Program Counter High Byte Latch						
PCLATU	Program Counter Upper Byte Latch						
GIE	Global Interrupt Enable bit						
WDT ·	Watchdog Timer						
ΤŌ	Time-out bit.						
PD	Power Down bit.						
C, DC, Z, ØV, N	ALU status bits : Carry, Digit Carry, Zero, Overflow, Negative						
[]	Optional						
()	Contents						
\rightarrow	Assigned to						
<>	Register bit field						

In the set of

User defined term (font is courier).

e

Italics

PIC18F458 Instruction Set

Sec.

Table 5.2.2 : PIC18FXXX Instruction Set

Mnem	onic, Description Cycles 16-bit instruction		Status	Notes					
Opera	inds			N	SB	1	SB	Affected	
BYTE-ORIE	NTED FILI	E REGISTER OPERATIONS			* (************************************				-
ADDWF	f, d, a	Add WREG and f	- 1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	. 1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f.d.a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f.a	Clear f	1	0110	101á	ffff	ffff	Z	2
COMF	f.d.a	Complement f	1	0001	11da	ffff	ffff	Z, N	1.2
CPESEO	f.a	Compare f with WREG, skip =	1 (2 or 3)	0110	.001a	ffff	ffff	None	4
CPFSGT	f.a	Compare f with WREG skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f.a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1.2
DECF	f.d.a	Decrement f	1	0000	01da	ffff	ffff	C. DC. Z. OV. N	1, 2, 3, 4
DECESZ	f d a	Decrement f skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1,2,3,4
DCESNZ	fda	Decrement f, skip if not 0	1 (2 or 3)	0100	11da	ffff	 ffff	None	1.2
INCE	f d a	increment f	1	0010	10da		ffff		1234
INCES7	f d a	Increment f skin if 0	1 (2 or 3)	0011	11da		ffff	None	4
INESNZ	f d a	Increment f, skip if Not 0	1 (2 or 3)	0100	10da			None	12
IORWE	f d a	Inclusive OB WBEG with f	1	0001	00da			7 N	1.2
MOVE	f d a	Move f	1	0101	00da	ffff		2, N	1 -
MOVEE	f. f.	Move f. (source) to 1st word	2	1100				None	
WOVII	'5' '0	fr (destination). 2nd word	–	1111	ffff	ffff	· ffff	- None	
MOVWE	f.a	Move WBEG to f	1.	0110	111a	ffff	ffff	None	
MULWE	f.a	Multiply WREG with f	1 54	0000	001a	ffff	ttt *	None	
NEGF	f.a	Negate f	1	0110	110a	ffff	ffff	C. DC. Z. OV. N	1.2
BLCE	fda	Botate left f through carry	1	0011	01da	ffff	ffff	C. Z. N	
BLNCF	f.d.a	Botate left f (No carry)	1	0100	01da	ffff	ffff	Z.N	1.2
BBCF	f.d.a	Botate right f through carry	• 1	0011	00da	ffff	ffff	C. Z. N	.,
RRNCF	f.d.a	Rotate right f (No carry)	1	0100	00da	ffff	ffff	Z.N	
SETF	f.a	Set f	1	0110	- 100a	ffff	fff	None	
SUBFWB	f, d, a	Subtract f from WRGE with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff ·	C, DC, Z, OV, N	······································
SUBWFB	f, d, a	Subtract WREG from f with borrow	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1(2 or 3)	0110	011a	ffff	ffff	None	1,2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	
BIT-ORIENTI	ED FILE R	EGISTER OPERATIONS			-	·			
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff ·	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1 ·	1000	bþba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1(2 or 3)	1011	bbba	ffff	ffff	None	3,4
BTFSS	f, b, a	Bit Test f, Skip if Set	1(2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL O	PERATION	15							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n '	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	л	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	

BN

PIC18F458 Instruction Set

Operands NSB L8B Allected BNN n Branch IN Not Negative 1 (2) 1110 0111 mmn None	Mnemonic,		Description	Cycles	16-bit instruction				Status	Notes	
BNN n Branch if Not Overflow 1 (2) 1110 0101 mnn None BNV n Branch if Not Overflow 1 (2) 1110 0101 mnn None	Opera	inds			M	ISB	L	SB	Affected		
BNOV n Branch if Not Overflow 1 (2) 1110 0101 nnm None BNZ n Branch if XotZero 2 1110 0001 nnm None - BRA n Branch if Zero 1 (2) 1101 000 nnm None - BRA n Branch Unconditionally 1 (2) 1101 000 nnm None - CALL n, s Call Subordine -	BNN	n	Branch if Not Negative	1 (2)	1110	0111	กกกก	ุกกกก	None		
BNZ n Branch if Not Zero 2 1110 0001 nnmn None BOV n Branch if Verdiow 1(2) 1110 0100 nnmn None	BNOV	n .	Branch if Not Overflow	1 (2)	1110	0101	กกกก	nnnn	None		
BOV n Branch Woondionally 1 (2) 1110 0100 nnmn nnmn None BRA n Branch Unconditionally 1 (2) 1101 0000 nnmn nnmn None Image: Second	BNZ	n	Branch if Not Zero	2	1110	0001	תחחת	חחחח	None		
BRA n Branch II Zero 1 (2) 1101 Onn nnnn None BZ n Branch II Zero 1 (2) 1110 0000 nnnn None CALL n, s Call Subroutine 1 1100 1106 kikk kikk None CALL n, s Call Subroutine 1 0000 0000 0000 0100 TO, PD CLRWDT - Clear Vlachdog Timer 1 0000 0000 0000 0101 C GOTO n Go to address - <	BOV	n	Branch if Overflow	1 (2)	1110	0100	חחחח	nnnn	None		
BZ n Branch if Zero 1 (2) 1110 0000 nnnn None CALL n, s Call Subroutine 2 1110 1106 Kikk Kakk CALU n, s Call Subroutine 2 1110 1106 Kikk Kakk CLRWDT - Clear Vlatchdog Timer 1 0000 0000 0000 0110 To, pD DAW - Decimal Adjust WREG 1 0000 0000 0000 0000 0111 C C GOTO n Go to address - - No Operation 1 1111 Xkkk Kkkk Kkkkk Kkkkkkkk Kkkk	BRA	n	Branch Unconditionally	1 (2)	1101	Onnn	nnnn	กกกก	None		
CALL n, s Call Subroutine 1 word 2 1110 110 110 None CLRWDT - Clear Vlatchdog Timer 1 0000 0000 0000 0100 TO, PD DAW - Decimal Adjust WREG 1 0000 0000 0000 0110 TO, PD DAW - Decimal Adjust WREG 1 0000 0000 0000 0000 0000 None GOTO n Go to address - - No Operation 1 1111 1111 None 4 POP - No Operation 1 1111 1111 None - PUSH - Push top of return stack (TOS) 1 0000 0000 0101 None REALL n Return from stack (TOS) 1 0000 0000 011 None - RECAL n Return from stackoutine 2 0000 0001 0011 None - TO	BZ	n	Branch if Zero	1 (2)	1110	0000	תחתת	חחחח	None		
Image: second	CALL	n, s	Call Subroutine								
2 ^{stw} word 1111 kkkk kkkkk kkkk kkkk			1 st word	2	1110	110s	kkkk	kkkk	None		
CLRWDT - Clear V/alchdog Timer 1 0000 0000 0100 TO, PD DAW - Decimal Adjust WREG 1 0000 0000 0110 TO, PD GOTO n Go to address 1 1110 1111 Kkkk Kkkk None 14' word 2 1110 1111 Kkkk Kkkk None NOP - No Operation 1 1111 Xxxx xxx Xxxx None 4 POP - Pop top of return stack (TOS) 1 0000 0000 0000 None - RCALL n Relative Call 2 1101 1nnn none - REST Software device Reset 1 0000 0000 0001 000 GOID			2 nd word	· .	1111	kkkk	kkkk	kkkk	· · ·		
DAW - Decimal Adjust WREG 1 0000 0000 0111 C GOTO n Go to address 2 1110 1111 kkkk None 2 ^{wt} Word 2 1110 1111 kkkk kkkk None NOP - No Operation 1 0000 0000 0000 None 4 POP - No Operation 1 1111 xxxx xxxx xxxx None 4 POP - Pop top of return stack (TOS) 1 0000 0000 1011 None - REALL n Return with iterati in WREG 2 0000 1000 0000 0001 000s GEIGEH, PEIF/GEI RETURN s Return with iterati in WREG 2 0000 1001 None - - SLEEP - Go info Standby mode 1 0000 1001 K& K& K& K None - LITERAL OPEATIONS	CLRWDT		Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	а. А	
GOTO n Go to address 1 ¹⁴ word 2 rd Word 2 1110 1111 kkkk kkkk None NOP - No Operation 1 0000 0000 0000 None 4 NOP - No Operation 1 1111 kkkk kkkk kkkk kkkk NOP - No Operation 1 1111 xxx xxxx xxx None 4 POP - Pop top of return stack (TOS) 1 0000 0000 0101 None - RCALL n Returb coll 2 1101 1nnn nnn None - RETHE S Return from interupt enable 2 0000 0000 0001 0005 Sites - Go into Standby mode 1 0000 1111 kkkk Kkk C, DC, Z, OV, N Add Itraal and WREG 1 0000 1111 kkkk Kkkk None - - - -	DAW	-	Decimal Adjust WREG	1	0000	0000	0000	0111	C		
Image: second	GOTO	л	Go to address								
2ª Word 1111 kkkk kkkkk kkkk kkkkk kkkk kkkkkkk			1 st word	2	1110	1111	kkkk	kkkk	None		
NOP - No Operation 1 0000 0000 0000 None 4 POP - No Operation 1 1111 xxxx xxxx xxxx None 4 POP - Pop top of return stack (TOS) 1 0000 0000 0000 0101 None - PUSH - Push top of return stack (TOS) 1 0000 0000 0101 None - RECALL n Return vich iterau in xukk (TOS) 1 0000 0001 0005 GEI/GIEH, PEI/GIEL - RETUR S Return with iterari In WREG 2 0000 1100 Mskk Mskk None - RETURN S Return more subroutine 2 0000 1000 1001 170, PD - LITERAL OPERATIONS - Go into Standby mode 1 0000 1011 kkkk Kkk Z, N - ADU.W k Add literal with WREG 1			2 nd Word		1111	kkkk	kkkk	kkkk			
NOP - No Operation 1 1111 xxxx xxxx None 4 POP - Pop top of return stack (TOS) 1 0000 0000 0000 0101 None - PUSH - Push top of return stack (TOS) 1 0000 0000 0101 None - RCALL n Relative Call 2 1101 innn nnn nnn None - RESET Software device Reset 1 0000 0000 0011 000s Gill GIEH, PEIE/GIEL RETURN k Return from subroutine 2 0000 0000 0011 None - SLEEP - Go into Standby mode 1 0000 00111 Kkkk Kkkk None - ADDLW k Add literal and WREG 1 0000 1011 kkkk Kkk C, DC, Z, OV, N - ANDLW k Add literal and WREG 1 0000 1	NOP	-	No Operation	1	0000	0000	0000	0000	None		
POP - Pop top of return stack (TOS) 1 0000 0000 0000 0110 None PUSH - Push top of return stack (TOS) 1 0000 0000 0101 None RCALL n Relative Call 2 1101 1nnn nnnn None RESET Software device Reset 1 0000 0000 0001 0005 GIE/GIEH, PEI/GIEL RETTIR S Return from subroutine 2 0000 0000 0011 TO, PD LITERAL OPERATIONS Return from subroutine 2 0000 1111 kkkk kkkk C, DC, Z, OV, N ANDLW k Add literal and WREG 1 0000 1011 kkkk kkkk Z, N IORLW k Add literal with WREG 1 0000 1011 kkkk Kkk Z, N IORLW k Inclusive OR Interal with WREG 10000 1010 kkkk None Move ICFR 1, k<	NOP		No Operation	1	1111	XXXX	XXXX	XXXX	None	4	
PUSH - Push top of return stack (TOS) 1 0000 0000 0101 None RCALL n Relative Call 2 1101 1nnn nnnn Nore RESET Software device Reset 1 0000 0000 1111 1111 All RETFIE s Return from interrupt enable 2 0000 0000 0001 000s Return from interrupt enable 2 0000 0000 0011 None RETURN s Return from subroutine 2 0000 0000 0011 None To, PD LITERAL OPERATIONS - Go into Standby mode 1 0000 0000 0001 To, PD LITERAL OPERATIONS ADDLW k Add literal and WREG 1 0000 1111 Kktk Kkkk Z, N ADDLW k Add literal and WREG 1 0000 1011 Kkkk X, N LFSR 1, k Move literal WREG 1 0000	POP	-	Pop top of return stack (TOS)	· 1	0000	0000	0000	0110	None		
RCALL n Relative Call 2 1101 1nnn nnnn None RESET Software device Reset 1 0000 0000 1111 1111 All RETFIE s Return from interrupt enable 2 0000 0000 0001 000s GE/GIEH, PEI/GIEL RETURN s Return from subroutine 2 0000 0000 0001 001s None SLEEP - Go into Standby mode 1 0000 0000 0001 001s None ADDLW k Add literal and WREG 1 0000 1111 kkkk C, DC, Z, OV, N ANDLW k Add literal and WREG 1 0000 1011 kkkkk Z, N IORLW k Inclusive OR literal with WREG 1 0000 1001 kkkkk Z, N IGRLW k Inclusive OR literal with WREG 1 0000 1001 kkkkk None LFSR f, k Mov	PUSH		Push top of return stack (TOS)	1	0000	0000	0000	0101	None		
RESET Software device Reset 1 0000 0000 1111 1111 All RETFIE s Return from interrupt enable 2 0000 0001 0005 GIE/GIEH, PEIE/GIEL RETURN k Return with literal in WREG 2 0000 0000 0001 0015 None SLEEP - Go into Standby mode 1 0000 0000 0001 0011 To, PD LITERAL OPERATIONS - - Go into Standby mode 1 0000 1011 kktk K, Kkk C, DC, Z, OV, N ANDLW k Add literal and WREG 1 0000 1001 kktk K, N N IORLW k Add literal with WREG 1 0000 1001 kktk None - LFSR f, k Move literal VEG 1 0000 1001 kktk None - MULLW k Move literal to BSR-3:0> 1 00000 1000 kktk N	RCALL	n	Relative Cali	2	1101	1nnn	กกกก	กกกก	None		
RETFIE s Return from interrupt enable 2 0000 0001 000s GIE/GIEH, PEIE/GIEL RETURN k Return from subroutine 2 0000 0000 0001 000s GIE/GIEH, PEIE/GIEL RETURN s Return from subroutine 2 0000 0000 0001 001s None SLEEP - Go into Standby mode 1 0000 0000 0001 001s None LITERAL OPERATIONS - Add literal and WREG 1 0000 1111 kkkk kkkk Z, N ADDLW k Add literal and WREG 1 0000 1001 kkkk kkkk Z, N IORLW k Inclusive OR literal with WREG 1 0000 1001 kkkk kkkk None UFSR f, k Move literal 0 BSR-3:0> 1 0000 1000 kkkkk None MULLW k Motiply literal with WREG 1 0000 1010 kkkk <t< td=""><td>RESET</td><td></td><td>Software device Reset</td><td>1</td><td>0000</td><td>0000</td><td>1111</td><td>1111</td><td>All</td><td></td></t<>	RESET		Software device Reset	1	0000	0000	1111	1111	All		
RETLW k Return with literal in WREG 2 0000 1100 kkkk kkkk None RETURN s Return from subroutine 2 0000 0000 0001 001s None SLEEP - Go into Standby mode 1 0000 0000 0000 0001 TO, PD LITERAL OPERATIONS - Add literal and WREG 1 0000 1111 kkkk kkdkk C, DC, Z, OV, N ADDLW k Add literal with WREG 1 0000 1011 kkkk kkdkk Z, N IGRLW k Inclusive OR literal with WREG 1 0000 1001 kkdk Xkdk None LFSR f, k Move literal to BSR-3:0> 1 0000 0001 0000 kkdk None MULUW k Move literal with WREG 1 0000 1000 kkdk None MULW k Move literal to BSR-3:0> 1 0000 1000 kkkkkkk	RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL		
RETURN s Return from subroutine 2 0000 0001 001s None SLEEP - Go into Standby mode 1 0000 0000 0001 001s TO, PD LITERAL OPERATIONS - Add literal and WREG 1 0000 1111 kkkk kkkkk C, DC, Z, OV, N ANDLW k Add literal with WREG 1 0000 1011 kkkk Kkkkk Z, N IORLW k Inclusive OR literal with WREG 1 0000 1001 kkkk Kkkkk Z, N LFSR f, k Move literal to BSR <3:0> 1 0000 0001 0000 kkkk None MOVLW k Move literal to BSR <3:0> 1 0000 0000 kkkk kkkk None MULLW k Multiply literal with WREG 1 0000 1000 kkkk kkkk None SUBLW k Subtract WREG from literal 1 0000 1000 kkkkkk <td>RETLW</td> <td>k</td> <td>Return with literal in WREG</td> <td>2</td> <td>0000</td> <td>1100</td> <td>kkkk</td> <td>kkkk</td> <td>None</td> <td></td>	RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None		
SLEEP - Go Into Standby mode 1 0000 0000 0011 TO, PD LITERAL OPERATIONS Add literal and WREG 1 0000 1111 kktk/ kktk/ C, DC, Z, OV, N ANDLW ANDLW k AND literal with WREG 1 0000 1011 kktk/ kktk/ Z, N INTO, PD IORLW k Inclusive OR literal with WREG 1 0000 1001 kktk/ kktk/ Z, N INTO INTO INTO, PD	RETURN	S.	Return from subroutine	2	0000	0000	0001	001s	None		
LITERAL OPERATIONS Add literal and WREG 1 0000 1111 kkkk kkkk C, DC, Z, OV, N ANDLW k AND literal with WREG 1 0000 1011 kkkk kkkk Z, N	SLEEP	-	Go into Standby mode	1	0000	0000	0000	0011	TO PD	3	
ADDLW k Add literal and WREG 1 0000 1111 kktkk kktkk C, DC, Z, OV, N ANDLW k AND literal with WREG 1 0000 1011 kktkk K, kktkk Z, N	LITERAL OF	ERATION	S	I	L	ť.		-=			
ANDLW k AND literal with WREG 1 Code Code <thcode< th=""> <thcode< th=""> <thcode< th=""></thcode<></thcode<></thcode<>	ADDLW	k	Add literal and WBEG	1	0000	1111	kkkk/	kkkk	C DC Z OV N	· · · ·	
Inclusion Inclusive OR literal with WREG 1 0000 1001 kkkk kkkk Z, N LFSR f, k Move literal (12-bit) 2 rd word 2 1110 1110 0000 kkkk kkkk None MOVLB k Move literal to BSR<3:0> 1 0000 0001 kkkk None MOVLW k Move literal to BSR<3:0> 1 0000 0001 0000 kkkk None MULLW k Move literal to WREG 1 0000 1110 kkkk None MULLW k Multiply literal with WREG 1 0000 1100 kkkk None SUBLW k Subtract WREG from literal 1 0000 1000 kkkk Kkkk Z, N XORLW k Exclusive OR literal with 1 0000 1000 kkkk Z, N XORLW k Exclusive OR literal with 1 0000 1000 None TBLRD* Ta	ANDLW	<u>k</u> .	AND literal with WBEG	1	0000	1011	kkkk	kkkk	7 N		
LFSR f, k Move literal (12-bit) 2 rd word 2 1110 1110 000 kkkk None MOVLB k Move literal to BSR<3:0> 1 0000 0000 kkkk kkkk None MOVLB k Move literal to BSR<3:0> 1 0000 0000 kkkk kkkk MOVLW k Move literal to WREG 1 0000 1110 kkkk None MULLW k Multiply literal with WREG 1 0000 1101 kkkk None MULLW k Return with literal in WREG 1 0000 1100 kkkk kkkk None SUBLW k Subtract WREG from literal 1 0000 1000 kkkk kkkk Z, N XORLW X Exclusive OR literal with 1 0000 1010 kkkk Kkkk Z, N XORLW None Table Read 2 0000 0000 1000 None TableN Table Read with post-tincrement	IOBLW	<u>k</u>	Inclusive OB literal with WBEG	1	0000	1001	kkkk	kkkk	Z N		
Loss Index for SRx 1/2 word Loss Intervention Intervention <thintervention< th=""> Interventin</thintervention<>	LESB	f k'	Move literal (12-hit) 2nd word	. 2	1110	1110	00ff	kkkk	None		
MOVLB k Move literal to BSR<3:0> 1 0000 0001 0000 kkkk None MOVLW k Move literal to WREG 1 0000 1110 kkkk None MULLW k Multiply literal with WREG 1 0000 1101 kkkk None MULLW k Multiply literal with WREG 1 0000 1101 kkkk None RETLW k Return with literal in WREG 2 0000 1000 kkkk None SUBLW k Subtract WREG from literal 1 0000 1000 kkkk Kkkk Z, N XORLW k Exclusive OR literal with 1 0000 1010 kkkk Kkkk Z, N DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS Table Read 2 0000 0000 1001 None TBLRD* Table Read with post-increment 0000 0000 0000 1001 None TBLRD+ Table Read with pre-increme		1, 1	to FSRx 1st word	- .	1111	0000	kkkk	kkkk	itelle		
MOVLW k Move literal to WREG 1 0000 1110 kkkk kkkk None MULLW k Multiply literal with WREG 1 0000 1101 kkkk kkkk None RETLW k Return with literal in WREG 2 0000 1100 kkkk kkkk None SUBLW k Subtract WREG from literal 1 0000 1000 kkkk kkkk C, DC, Z, OV, N XORLW k Exclusive OR literal with WREG 1 0000 1010 kkkk kkkk Z, N DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS Table Read 2 0000 0000 1000 None TBLRD* Table Read with post- increment 0000 0000 0000 1001 None TBLRD* Table Read with post- decrement 0000 0000 0000 1010 None TBLRD* Table Read with post-increment 0000 0000 0000 1011 None TBLRD* Ta	MOVLB	k .	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None		
MULLW k Multiply literal with WREG 1 0000 1101 kkkk kkkk None RETLW k Return with literal in WREG 2 0000 1100 kkkk kkkk None SUBLW k Subtract WREG from literal 1 0000 1000 kkkk kkkk C, C, Z, OV, N XORLW k Exclusive OR literal with WREG 1 0000 1010 kkkk kkkk Z, N DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS TBLRD* Table Read 2 0000 0000 1000 None TBLRD* Table Read with post- increment 0000 0000 0000 1001 None TBLRD* Table Read with post- increment 0000 0000 0000 1011 None TBLRD* Table Read with post- increment 0000 0000 1011 None 5 TBLRD* Table Read with post-increment 0000 0000 1011 None 5 TBLWT* Table Write	MOVLW	k	Move literal to WREG	· 1	0000	1110	kkkk	kkkk	None		
RETLW k Return with literal in WREG 2 0000 1100 kkkk kkkk None SUBLW k Subtract WREG from literal 1 0000 1000 kkkk kkkk C, DC, Z, OV, N XORLW k Exclusive OR literal with WREG 1 0000 1010 kkkk kkkk C, DC, Z, OV, N DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS Table Read 2 0000 0000 1000 None TBLRD* Table Read 2 0000 0000 1000 None TBLRD*+ Table Read with post- increment 0000 0000 0000 1001 None TBLRD*- Table Read with post- decrement 0000 0000 0000 1010 None TBLRD* Table Read with pre-increment 0000 0000 1010 None TBLRD* Table Read with pre-increment 0000 0000 1011 None 5 TBLWT* Table Write 2 (5) 0000 0000 110	MULLW	k .	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None		
SUBLW k Subtract WREG from literal 1 0000 1000 kkkk kkkk C, DC, Z, OV, N XORLW k Exclusive OR literal with WREG 1 0000 1010 kkkk kkkk Z, N DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS Table Read 2 0000 0000 1000 None TBLRD* Table Read 2 0000 0000 1000 None TBLRD*+ Table Read with post- increment 0000 0000 0000 1001 None TBLRD*- Table Read with post- decrement 0000 0000 0000 1010 None TBLRD*- Table Read with post- decrement 0000 0000 0000 1010 None TBLRD*- Table Read with pre-increment 0000 0000 0000 1011 None TBLWT* Table Write 2 (5) 0000 0000 1100 None 5 TBLWT*+ Table Write with post-increment 00000 0000 0000 <	RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None		
XORLWkExclusive WREGOR literal with WREG100001010kkkkKkkkZ, NDATA MEMORY \leftrightarrow PROGRAM MEMORY OPERATIONSTBLRD*Table Read2000000001000NoneTBLRD*+Table Read with post- increment0000000000001000NoneTBLRD*-Table Read with post- decrement0000000000001010NoneTBLRD+*Table Read with post- decrement0000000000001011NoneTBLRD+*Table Read with pre-increment0000000000001011NoneTBLRD+*Table Read with post-increment0000000000001011NoneTBLWT*Table Write2 (5)000000001101None5TBLWT*-Table Write with post-increment0000000000001101None5	SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N		
WHESDATA MEMORY \leftrightarrow PROGRAM MEMORY OPERATIONSTBLRD*Table Read2000000001000NoneTBLRD*+Table Read with post- increment0000000000001001NoneTBLRD*-Table Read with post- decrement0000000000001010NoneTBLRD*+Table Read with post- decrement0000000000001010NoneTBLRD+*Table Read with pre-increment0000000000001011NoneTBLRD+*Table Read with pre-increment0000000000001011NoneTBLWT*Table Write2 (5)000000001100None5TBLWT*+Table Write with post-increment0000000000001101None5TBLWT*-Table Write with post-increment0000000000001110None5	XORLW	k	Exclusive OR literal with	1	0000	1010	kkkk	kkkk	Z, N		
TBLRD* Table Read 2 0000 0000 1000 None TBLRD*+ Table Read with post- increment 0000 0000 0000 1001 None TBLRD*- Table Read with post- increment 0000 0000 0000 1001 None TBLRD*- Table Read with post- decrement 0000 0000 0000 1010 None TBLRD+* Table Read with pre-increment 0000 0000 0000 1011 None TBLRD+* Table Read with pre-increment 0000 0000 0000 1011 None TBLWT* Table Write 2 (5) 0000 0000 1000 None 5 TBLWT*+ Table Write with post-increment 0000 0000 1101 None 5 TBLWT*- Table Write with post- 0000 0000 0000 1110 None 5		PP دے RY							· .		
TBLRD*+ Table Read with post- increment 0000 0000 0000 1000 None TBLRD*- Table Read with post- decrement 0000 0000 0000 1001 None TBLRD*- Table Read with post- decrement 0000 0000 0000 1010 None TBLRD+* Table Read with pre-increment 0000 0000 0000 1011 None TBLRD+* Table Read with pre-increment 0000 0000 0000 1011 None TBLWT* Table Write 2 (5) 0000 0000 1100 None 5 TBLWT*+ Table Write with post-increment 0000 0000 1101 None 5 TBLWT*- Table Write with post- 0000 0000 1101 None 5			Table Read	2	0000	0000	0000	1000	None		
TBLRD* Table Read with post- decrement 0000 0000 0000 1001 None TBLRD* Table Read with post- decrement 0000 0000 0000 1010 None TBLRD** Table Read with pre-increment 0000 0000 0000 1011 None TBLRD** Table Read with pre-increment 0000 0000 0000 1011 None TBLWT* Table Write 2 (5) 0000 0000 1100 None 5 TBLWT*+ Table Write with post-increment 0000 0000 0000 1101 None 5 TBLWT*- Table Write with post- 0000 0000 0000 1110 None 5		<u> </u>	Table Read with noct	٤	0000	0000	0000	1001	None		
TBLRD*- Table Read with post- decrement 0000 0000 0000 1010 None TBLRD+* Table Read with pre-increment 0000 0000 0000 1011 None TBLRD+* Table Read with pre-increment 0000 0000 0000 1011 None TBLWT* Table Write 2 (5) 0000 0000 1100 None 5 TBLWT*+ Table Write with post-increment 0000 0000 1101 None 5 TBLWT*- Table Write with post- 0000 0000 0000 1101 None 5			increment		0000	0000	0000	1001			
TBLRD+* Table Read with pre-increment 0000 0000 1011 None TBLWT* Table Write 2 (5) 0000 0000 1000 None 5 TBLWT*+ Table Write with post-increment 0000 0000 0000 1100 None 5 TBLWT*+ Table Write with post-increment 0000 0000 0110 None 5 TBLWT*- Table Write with post- 0000 0000 0000 1110 None 5	TBLRD*-		Table Read with post- decrement		0000	0000	0000	1010	None		
TBLWT* Table Write 2 (5) 0000 0000 1100 None 5 TBLWT*+ Table Write with post-increment 0000 0000 0000 1101 None 5 TBLWT*- Table Write with post-increment 0000 0000 0000 1101 None 5 TBLWT*- Table Write with post- 0000 0000 0000 1110 None 5	TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None		
TBLWT*+ Table Write with post-increment 0000 0000 0101 None 5 TBLWT*- Table Write with post- 0000 0000 0000 1101 None 5	TBLWT*	ан. Т	Table Write	2 (5)	0000	0000	0000	1100	None	5	
TBLWT*- Table Write with post- 0000 0000 0000 1110 None 5	TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	5	
decrement	TBLWT*-		Table Write with post- decrement		0000	0000	0000	1110	None	5	
TBLWT+* Table Write with pre-increment 0000 0000 0000 1111 None 5	TBLWT+*		Table Write with pre-increment	, in the second s	0000	0000	0000	1111	None	5	

5-6

PIC18F458 Instruction Set

5.3	Instructio	on Desc	riptions	5.3.3	ADDWFC	; ,		
5.3.1	ADDLW	Free Allers		Mnemonic	ADDWFC	F	unction	ADD WREG and carry
Mnemonic		Function	WREG.	Clock	1	FI	ags	N, OV, C, DC, Z flags
Operands	0 <k 255<="" <="" td=""><td>Clock Cycles</td><td>1</td><td>Words</td><td>1</td><td></td><td>aorithm</td><td>(W) + (f) + (CY) \rightarrow</td></k>	Clock Cycles	1	Words	1		aorithm	(W) + (f) + (CY) \rightarrow
Words	1	Algorithm	(WREG) + k \rightarrow WREG					destination
Addr. Mode	Immediate Addressing Mode.	Flags	N, OV, C, DC, Z flags are affected.	Operation	(W)+ (f) + (C) destination	<i>(</i>) →	-	This instruction adds the contents of the WREG register and carry flag with the contents of the file
Operation	WREG + k \rightarrow WREG	 This conter register 	instruction adds the nts of the WREG er with the 8-bit literal					register and result is placed in destination location.
		'k'and WREC - It is	l the result is placed in a register. used for signed and	Example	MYREG SET MOVLW 0x25 MOVWF MYR	0x10 EG	Alloca MYRE WRE(ate Location 10 H for EG G = 25 H
Example	MOVLW 0x20 ADDLW 0x25	Unsign WREG = 20 WREG	ed numbers. H a = 45 H (20 H + 25 H)		BCF STATUS MOVLW 0x20 ADDWFC	,C)	MYRE Carry WRE	EG = 25 H = 0 G = 20 H
-		registe registe bit liter result	instruction adds the its of the WREG in i.e. 20 H with the 8- ral 'k' i.e. 25 H and the is placed in WREG		MTREG,F		This content i.e. 29 content	instruction adds the nts of the WREG register 0 H with carry i.e. 0 and nts of file register i.e. 25 H
5.3.2	ADDWF	Tegisie	4.				MYRE	EG.
Mnemonic	ADDWF f.d.a	Function	ADD WREG and	5.3.4	ANDLW			4
Flage	NOV C DC Z	Clock	file register.	Mnemonic	ANDLW k		Function	AND Literal with WREG.
i idgo	flags are affected.	Cycles		Operands	0 <k 255<="" <="" td=""><td></td><td>Clock Cycles</td><td>.1</td></k>		Clock Cycles	.1
Words	1	Algorithm	$(W) + (f) \rightarrow$ destination	Words	1		Algorithr	$\begin{array}{c c} m & (WREG) & AND & k \rightarrow \\ WREG & \end{array}$
Operation	(W) + (f) → destina	ation — T the the the the the the the the the the	his instruction adds ne contents of the /REG register with	Addr. Mode	Immediate Addressing Mode.		Flags	N, Z flags are affected.
		re is	placed in WREG	Operation	(WREG) AND WREG) k	→	This instruction ANDs the contents of the WREG register with the
		- it ai	is used for signed nd unsigned umbers.			8-bit literal 'k' and result is placed WREG register.		8-bit literal 'k' and the result is placed in WREG register.
Example	MYREG SET 0x10 MOVLW 0x25 MOVWF MYREG	– A fo WREG	locate Location 10 H r MYREG = 25 H	Example	MOVLW 0x20 ANDLW 0x25		WF WF	REG = 20 H REG = 20 H 0010 0000 25H 0010 0101
	MOVLW 0x20 ADDWFMYREG	MYREG WREG WREG	a = 25 H = 20 H = 45 H (20 H + 25 H)		•		W	REG = 20 H 0010 0000 is instruction ANDs the
		This in contents register contents 25 H an	struction adds the s of the WREG i.e. 20 H with s of file register i.e. d the result is placed	-		•	cor reg bit res	ntents of the WREG jister i.e. 20 H with the 8- literal 'k' i.e. 25 H and the sult is placed in WREG

5-7

PIC18F458 Instruction Set

5.3.5 ANDWF

Mnemonic	ANDWF f,d,a	Function	AND WREG and file register.			
Flags	N and Z flags are affected.	Clock Cycles	1			
Words	1	Algorithm	(W) AND (f) \rightarrow destination			
Operation	(W) AND (f) \rightarrow destination	This instruct of the WR contents of t result is plac if d=0 or file	This instruction ANDs the contents of the WREG register with the contents of the file register and the result is placed in WREG register if d=0 or file register if d=1.			
Example	MYREG SET 0x10 MOVLW 0x25 MOVWF MYREG MOVLW 0x20 ANDWF MYREG ,V	Alloca MYRE WREG = 25 MYREG = 23 WREG = 20 WREG = 20 MYREG = 21	te Location 10 H for G H 5 H H H 0010 0000 5H 0010 0101			
		WREG = 20 — This i contents of t 20 H with the H and the WREG regis	H 0010 0000 nstruction ANDs the he WREG register i.e. e 8-bit literal 'k' i.e. 25 result is placed in ter.			

Operation	0 -→ f 	This instruction clears a bit of the file register .The file register bit indicated may be directly addressable.
Example	1) BCF PORTC , 5	This instruction will clear the bit 5 of PORTC.
	2) BCF MYREG , 2	This instruction will clear the B2 bit of MYREG.

5.3.8 BN

Mnemonic	BN target address	Function	Branct. if Negative.
Flags	No flags are affected.	Clock Cycles	1 (2)
Words	1	Algorithm	Jump to target address if N=1
Operation	Jump to target address if N=1	 This instruct target addre bit =1. If the instru- the target a a two cycle This instru- addition of s	tion branches to the ess if the carry flag uction branches to address it becomes instruction. ction is used for igned numbers.

5.3.6 BC

Mnemonic	BC target address	Function	Branch if carry = 1.
Flags	No flags are affected.	Clock Cycles	1 (2)
Words	1	Algorithn	address if CY=1

Operation	Jump to target address if CY = 1	_	This instruction branches to the target address if the carry flag bit =1. If the instruction branches to the target address it becomes a two cycle instruction.
Example	MOVLW 0x25	-	WREG = 25 H
1	ADDLW 0x05	-	Add 05 to WREG
	BC L1	-	If CY =1 branch to L1

5.3.7 BCF

Mnemonic	BCF f, b, a	Function	Bit Clear Register
Flags	No flags are affected.	Clock Cycles	1
Words	1	Algorithm	$0 \rightarrow f < b >$

5.3.9 BNC

Mnemonic	BNC target address	Function	Branch if No Carry			
Flags	No flags are affected.	Clock Cycles	1 (2)			
Words	3-1	Algorithm	Jump to target address if CY=0			
Operation	Jump to target address if CY=0	 This in the ta carry fl If the ir the the ta carry fl 	struction branches to rget address if the ag bit =0. Istruction branches to arget address it as a two cycle ion.			
Example	MOVLW 0x25 ADDLW 0x05 BNC L1	WREG = 25 Add 05 to WF If CY =0 bran	H REG ch to L1			

5.3.10 BNN

File

Mnemonic	BNN target address
Flags	No flags are affected.
Words	1

Function	Branch if Not Negative
Clock Cycles	1 (2)
Algorithm	Jump to target address if N=0

.

	1									•
	Microo	controllers (SPPU	-E&TC)	5	-8				PIC1	8F458 Instruction Set
And And And And And And And And And And	Operation	Jump to target address if N = 0	 This inst the targ negative If the ins the ta becomes instructio This inst addition 	ruction branches to tet address if the flag bit = 0. truction branches to rget address it a two cycle in. rruction is used for of signed numbers.		Operation	Jump to targe address if OV=1		This to t ove If th to bec inst This	instruction branches the target address if the rflow flag bit = 1. The instruction branches the target address it ornes a two cycle ruction. Is instruction is used for
	5.3.11	BNOV							nun	nbers.
	Mnemonic	BNOV target address	Function	Branch if NO Overflow		5.3.14	BRA			
	Flags	No flags are affected.	Clock Cycles	1 (2)		Mnemonic	BRA target	Func	tion	Branch Unconditional
	Words	1	Algorithm	Jump to target address if OV=0		Flags	address No flags are	Clock	{	2
	Operation	Jump to target	– This ins	truction branches			affected.	Cycle	95	
		address if OV = 0	to the ta overflow	rget address if the flag bit =0.		Words	1	Algor	rithm	Branch Unconditionally
			- if the in- to the becomes instructio - This inst addition	target address it a two cycle on. ruction is used for		Operation	Branch Unconditionally		-	This instruction transfers program control to the target address unconditionally.
	5.3.12	BNZ	numbers	, signeu		Example	BSF PORTC , 5	°C, 5	-	This instruction will set the bit 5 of PORTC. Skip if RC5 = 0
. [M			Drugh H Mart			BRALI		-	Branch unconditionally

Mnemonic BNZ Function Branch if Not target address Zero Flags No flags are Clock 1 (2) Cycles affected. Words 1 Algorithm Jump to target address if Z=0

Operation	Jump to target address if Z=0	_	This instruction branches to the target address if the zero flag bit =0. If the instruction branches to the target address it becomes a two cycle instruction.
Example	LOC EQU 0x30		
· .	MOVF LOC , F	-	Copy LOC to itself
	BNZ L1		Branch if LOC is not zero

5.3.13 BOV

Mnemonic .	BOV target address
Flags	No flags are affected.
Words	1

Function	Branch if Overflow
Clock Cycles	1 (2)
Algorithm	Jump to target address if OV=1

5.3.15 BSF

Mnemonic	BSF f,	b, a		Fu	Inction	Bit Set File Register	
Flags	No fla affecte	ags are ed.		Clock Cycles Algorithm		1	
Words	1					$1 \rightarrow f < b >$	
Operation	1 → .	f 			This instruction sets a bit of th file register The file register b indicated may be direct		
Example	1)	BSF PORTO	ITC, 5 : REG, 2		This instruction will set the bi of PORTC.		
	2)	BSF MYRE			This instruction will set the B2 bit of MYREG.		

5.3.16 BTFSC

· · · · · · · · · · · · · · · · · · ·			
Mnemonic	BTFSC f, b, a	Function	Bit TEST file Register, skip if clear
Flags	No flags are affected.	Clock Cycles	1
Words	1	Algorithm	Skip if f = 0

No flags are

Skip if f < b > = 1

BRA L1

affected.

1

Clock

Cycles

_

Algorithm

1

instruction.

addressable.

instruction.

Skip if f < b > = 1

This instruction tests a

bit of the file register. If the file register bit is Set then skip to the next

The file register bit indicated may be directly

This instruction will set the bit 2 of PORTC.

If RC2=1, skip the next

· Comercial Statistics

5-9

PIC18F458 Instruction Set

[

5

Operation	Skip if f = 0	 This of the file 	s instruction tests a bit he file register. If the register bit is zero	Mnemonic	BZ target address	Function	Branch if Zero
		then	n it skip the next ruction.	Flags	No flags are affected.	Clock Cycles	1 (2)
		- The	file register bit cated may be directly	Words	1	Algorithm	Jump to target address if Z=1
		add	ressable.				
Example	BSF TRISC , 2	- This	instruction will set bit 2 of PORTC.	Operation	Jump to target address if Z=1	- This ins	truction branches to at address if the zero
	L1: BTFSC	- If R	C2 = 0, skip the next			flag bit =	:1.
	PORTC,2	instr	ruction.			- If the ins	struction branches to
	BRA L1					the ta	irget address it
5.3.17	BTFSS					become: instructio	s a two cycle on.
Mnemonic	BTFSS f, b, a	Function	Bit TEST file	Example	LOC EQU 0x30		
			Register , skip if		MOVF LOC , F	- Copy LC	C to itself
			Set		BZ L1	- Branch i	f LOC is zero

5.3.20 CALL

Mnemonic	CALL k,s	Function	Transfer Control to a Subroutine
Flags	No flags are affected.	Clock Cycles	2
Words	2	Algorithm	

Operation	 This instruction is used to transfer control to a subroutine whose address is specified in the instruction. It is a 4 byte instruction such that first 12 bytes are given for opcode and remaining bits for the target address. The steps to be followed when the program transfers control to the subroutine are as follows :
	Step 1: The contents of PC are pushed onto the stack. SP = SP + 1
	Step 2: PC is loaded with new address and control is transferred to the subroutine.
	Step 3: Return instruction is executed at the end of subroutine.
	Step 4: Then the contents of PC are popped off the stack.
	Step 5: The program then transfers control to the next instruction after CALL instruction.
Example	CALL DELAY

Example BSF TRISC , 2 L1: BTFSS PORTC,2

Flags

Words

Operation

5.3.18 BTG

Mnemonic	BTG f, b, a		Function	Bit Toggle file Register
Flags	No flags are affected.		Clock Cycles	1
Words	1		Algorithm	$(\overline{f < b >}) \rightarrow f < b >$
Operation	(f) → f	-	 This in bit of th The indicate address 	struction toggles a e file register. file register bit d may be directly sable.
Example	BSF TRISC , 2 BTG PORTC,2		 This ins bit 2 of Toggle I 	struction will set the PORTC. bit RC2

5-10

PIC18F458 Instruction Set

المراجع المراجع

J.J.ZI				Operation	f = W	0011	compares the contents o
Mnemonic	CLRF f, a	Function	Clear File Register				file register with the
Flags	Z flag is affected.	Clock Cycles	1		,		contents of WREC register. If the content
Words	1	Algorithm	$00 \rightarrow f$				are equal the nex instruction is skipped.
nite and a state of the state o				Example	SETF TRISC		Make PORT C an inpu
Operation	$00 \rightarrow f -$	This instruct byte in file r	tion clears the complete egister.		MOVLW 0xFF L1 : CPSEQ POR	тс –	port WREG = FF H
Example	CLRF - TMR0H	This instruct high registe	ction clears the timer 0 r.		BRA L1		Skip next instruction if PORT C = FF H
5.3.22	CLRWDT						Keep checking
Mnemonic	CLRWDT	Function	Clear Watchdog	5.3.25	CPESGT f	Function	Compare the File
			Timer	aniciii Oine	a	Function	Register with WREG
Flags	Z flag is affected.	Clock Cycles	1.				and skip if Equal (F>W)
Words	1	Algorithm	$00 \rightarrow WDT$	Flags	No flags are affected.	Clock Cycles	1 (2)
Operation	$00 \rightarrow WDT$	 This is Watchd 	nstruction clears the og Timer.	Words	1	Algorithm	Skip next instruction
Example	CLRWDT	- This in Watchd	nstruction clears the	Operation	Skip port	Thio	
5 3 7 2			og timet.	Operation	instruction if f> W	cont	tents of file register with
5,5,25		1	<u>/</u>			the	contents of WREG
Mnemonic	COMF f,d,a	Function	Complement the File Register	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.	regi	ster. If the contents of file ster are greater than
Flags	N and Z flags	Clock	1		and the second second	cont	tents of WREG register
	are affected.	Cycles			· · ·	skip	ped.
Words	1	Algorithr	$\mathbf{n} \mid (\mathbf{f}) \rightarrow \text{destination}$	Example	SETF TRISC	— Mak	e PORT C an input port
Operation	(i) destination	_	is instruction		MOVLW 0x52	- WR	EG = 52 H
	$(1) \rightarrow \text{destination}$	on co	mplements the		PORTC BRA L1	— Sкip	52 H
		co	mplete byte in file			– Kee	p checking
		re	gister. The result is a ced in WREG register	5326	CDESI T		· · ·
		if.	d=0 or file register if	0.0.20			
		d=	1.	Mnemonic	CPFSLT f, a	Function	Compare the File
Example	MOVLW 0xFF	- W	REG = FF H			-	and skip if Equal
		P = PC)RID = FFH	, s.,			(F < W)
			ORT D, WREG = 00 H	Flags	No flags are affected.	Clock Cycles	1 (2)
5.3.24	CPFSEQ	• •		Words	1	Algorithm	Skip next instruction if
Mnemonic	CPFSEQ f, a	Function	Compare the File	·			t< W
		:	Register with WREG	Operation	Skip nez	dt _ ́Th	is instruction compares
		· · ·	and skip if Equal		instruction if f< W	the	e contents of file register
Flogo	No flago are	Olask	$\frac{(\Gamma = VV)}{1(0)}$			wi	th the contents of WREG
riags	affected	Ciock	1 (2)			I HO	gister. If the contents of
Words	1	Algorithm	Skip next instruction if			1116	ntents of WRFG register
		An Sector III	f=W			the	en the next instruction is
	I	<u>_</u>				ski	nped

5-11

PIC18F458 Instruction Set

Þ

Opŧ

Exa

5.3 Mr

Fla

We

OF

E) 5.:

M

FI

W

0

Example	SETF TRISC		Make PORT C an input	5.3.28	DECF		
	L1 : CPI	2 FSLT –	port WREG = 52 H	Mnemonic	DECF f,d,a	Functio	n Decrement the Fil Register
	PORTC BRA	L1 –	Skip next instruction if PORT C < 52 H	Flags	N, OV, C, DC, Z flags	Clock Cycles	1
			Keep checking]	are affected.		
5.3.27	DAW		• • • •	Words	1	Algorith	nm (f) - 1 \rightarrow destination
Mnemonic	DAW	Function	Decimal Adjust WREG after addition	Operation	(f) - 1 \rightarrow destin	ation -	This instruction is used to subtract 1 from the
Flags	CY flag is affected.	Clock Cycles	1				contents of the file register. The result is
Words	1	Algorithm	Contents of WREG are BCD if $[(WREG_{3} = 0) > 9]$ or				placed in WREG registe if d=0 or file register i
			[DC = 1] then	Example	Count SET 0x2	20 Set lo	cation 20 H for count
			$(WREG_{3-0}) =$ $(WREG_{3-0}) + 6$		MOVEW 0X04		t = D4 H t = D4 H
			AND if [(WREG ₇₋₄) > 9]	5.3.29	DECF Count, F		1 = 03 n, Whed = 04 n
			or [CY = 1] then	Mnemonic	DECFSZ	Function	Decrement the File
			$(WREG_{7-4}) = (WREG_{7-4}) + 6$	Elage	No flage are	Clock	zero
Operation	DAW	— This	instruction adjusts the		affected.	Ciock	
		sum num	of two packed BCD bers to an eight bit value	Words	1	Algorithm	n (f) – 1 \rightarrow destination , skip the next
		digit	S.		ļ,		result = 0
		ADE	DLW, ADDWF or ADDWFC uction can be used.	Operation	(f) - 1 \rightarrow dest skip the	tination, This	instruction is used to ract 1 from the contents
	,	- The	rules of BCD addition are if the number is greater		instruction if res	ult = 0 of the	ne file register and skips next instruction if the
•		(ii)	than 9, add 6 if the DC =1 or CY =1	Evenula		resu	It is zero.
		(1)	add 6 to the upper or lower hibble.	Example	MOVLW 0x10	WR	EG = 10 H
		– This prod	is done in order to uce a valid BCD result.		MOVWF Count MOVLW 0X55	Cou WRE	nt = D4 H EG = 55 H
Example	MOVLW 0x57 ADDLW 0x67	– WRE	EG = 57 H EG = 1011 1110 (invalid		MOVWF PORT	D POF F Togg	RTD = 55 H gle PORT D
	DAW	BCD	= 24 H with CV-1		L1 : DECFSZ Co BRA L1	ount, F Decr zero	rement count and skip if
			d BCD)	5.3.30	DECFSNZ		
		+ 67H	0110 0111	Mnemonic	DECFSNZ f,d,a	Function	Decrement the File Register and skip if not
• . •		BE +	1011 1110 (invalid BCD)	Flags	No flags	Clock	1
-		DAW 66	0110 0110		affected.	010100	
•		24H	0010 0100 with CY = 1 (valid BCD Result)	Words	1	Aigorithm	(f) - 1 \rightarrow destination, skip the pext instruction

5-12

PIC18F458 Instruction Set

	5.115 St. #1.000.115		497 Au cuatascer 184	Evample	Count CET AND	<u>n in</u>	Cot logation 00 LI for accurt
Operation	(f) - 1-> destinat	ion Thi	s instruction is used	cxample	CUBE TRISD	U 5	ber location 20 H for count
operation	skin the r	next to	subtract 1 from the		MOVI W 0xD4	V	NBEG - D4 H
	instruction if result :	≠0 cor	tents of the file		MOVWF Count		Count = D4 H
		ren	ister and skips the		INCF Count , F		Count =D5 H , WREG = D4 H
		nex	t instruction if the	5.3.33	INCFSZ	l	
	0	resi	ult is not zero.	Mnemonic	INCFSZ f,d,a	Fund	tion Increment the Fi
xampie	Count SET 0	x20 Set locati	on 20 H for count				Register and skip
	L1: MOVLW 0x10) WREG =	10 H				zero.
	MOVWF Cou	Int Count = D	D4 H	Flags	No flags are	Cloc	k 1
	MOVLW 0X5	5 WREG =	55 H		affected.	Cycl	es
· .	MOVWF	PORTD =	= 55 H	Words	1	Algo	rithm (f) + 1 \rightarrow destination
	PORTD	Toggle P(ORTD				skip the next
	COME	Decremen	nt count and skin i		1. S. S. S.		instruction if
	PORTD.F	not zero	III COUIL and Skip II		1		j result = U.
	L2: DECESNZ	101 2010		Operation	(f) + 1 \rightarrow desti	ination,	- This instruction is
	Count : F				skip the next i	nstruction	used to increment 1
	BRAI1				ir result = 0		to the contents of
							the file register and
	DHA L2			1 V2			instruction if the
3.31	GOTO						result is zero.
nemonic	GOTO k	Function	Unconditional	Example	Count S	ET 0x20	Set location 20 H for
			Branch		MOVEN		WBEG = 10 H
lags	No flags are	Clock	2		MOVWE	Count	Count = D4 H
	affected.	Cycies			MOVLW	0X55	WREG = 55 H
ords	2	Algorithm			MOVWF	PORTD	PORTD = 55 H
5143	-	- rugvinum		1 1	CONFE		Toggle POBT D
						ORID,F	1 roggior onn b
peration	- There are two	types of uncon	ditional jumps They		L1: INCFSZ	Count, F	Increment count and skip
peration	- There are two are : BRA : we	types of unconc have seen t	ditional jumps. They this instruction in	5,3.34	L1: INCFSZ BRAL1	Count , F	Increment count and skip if zero
peration	- There are two are : BRA : we section 5.3.14. GOTO : This branching or jump.	have seen t have seen t . It is a short jum instruction is use unconditional ju	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long	5.3.34 Mnemonic	INCFSNZ f,d,a	Func	tion Increment the File Register and skip i not zero
peration	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco 	have seen t have seen t it is a short jum instruction is use unconditional ju istruction such th de and remainin	ditional jumps. They this instruction in up. ed for unconditional umps. It is a long nat first 12 bytes are ug bits for the target	5:3.34 Mnemonic Flags	L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected.	Func Clock	tion Increment the File Register and skip i not zero
peration	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. 	b types of uncond have seen t . It is a short jum instruction is use unconditional ju istruction such th de and remainin	ditional jumps. They this instruction in up. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target	5.3.34 Mnemonic Flags Words	INCFSNZ f,d,a No flags are affected.	Func Clock Clock Clock	tion Increment count and skip if zero tion Increment the File Register and skip i not zero k 1 es rithm (f) + 1→ destination,
peration	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is 	b types of uncond have seen t It is a short jum instruction is use unconditional ju istruction such th ide and remainin s that it needs 4	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA	5.3.34 Mnemonic Flags Words	INCFSNZ f,d,a No flags are affected.	Func Clock Cycle Algor	tion Increment count and skip if zero tion Increment the File Register and skip i not zero k 1 es rithm (f) + 1→ destination, skip the next
peration	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is of 	b types of uncone have seen t It is a short jum instruction is use unconditional ju istruction such th ide and remainin s that it needs 4 commonly used	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ing bits for the target bytes. Hence BRA in programs as it	5.3.34 Mnemonic Flags Words	INCFSNZ f,d,a No flags are affected.	Func Clock Clock Clock Clock Clock	tion Increment count and skip if zero tion Increment the File Register and skip i not zero k 1 es rithm (f) + 1→ destination, skip the next instruction if
peration	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is needs only 2 b 	b types of uncond have seen t . It is a short jum instruction is use unconditional ju istruction such the ide and remainin s that it needs 4 commonly used ytes.	ditional jumps. They this instruction in up. ed for unconditional umps. It is a long hat first 12 bytes are ing bits for the target bytes. Hence BRA in programs as it	5.3.34 Mnemonic Flags Words	INCFSNZ f,d,a No flags are affected.	Func Clock Cycle Algor	tion Increment count and skip if zero Increment the File Register and skip i not zero Increment the File Register and skip i result $\neq 0$
cample	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is needs only 2 b GOTO MYREG 	b types of uncond have seen t . It is a short jum instruction is use unconditional ju istruction such th ide and remainin s that it needs 4 commonly used ytes.	ditional jumps. They this instruction in up. ed for unconditional umps. It is a long nat first 12 bytes are ig bits for the target bytes. Hence BRA in programs as it	5:3.34 Mnemonic Flags Words Operation	L1 : INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the	Func Clock Clock Clock Cycke Algor ination , next	tion Increment count and skip if zero tion Increment the File Register and skip i not zero k 1 es rithm $(f) + 1 \rightarrow$ destination, skip the next instruction if result $\neq 0$ - This instruction is used to increment 1 to the
cample 3.32	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG 	b types of uncond have seen t . It is a short jum instruction is use unconditional ju istruction such the ide and remainin s that it needs 4 commonly used sytes.	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it	5.3.34 Mnemonic Flags Words Operation	L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res	Func Cloci Cycle Algor ination , next sult ≠ 0	tion Increment count and skip if zero Increment the File Register and skip in not zero k 1 es rithm $(f) + 1 \rightarrow$ destination, skip the next instruction if result $\neq 0$ - This instruction is used to increment 1 to the contents of the file
cample 3.32 nemonic	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a 	b types of uncond have seen t It is a short jum instruction is use unconditional ju istruction such th ide and remainin s that it needs 4 commonly used iytes.	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it	5.3.34 Mnemonic Flags Words Operation	L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res	Func Clock Cycle Algor ination , next sult ≠ 0	tion Increment count and skip if zero Increment the File Register and skip in not zero k 1 es rithm $(f) + 1 \rightarrow$ destination, skip the next instruction if result $\neq 0$ - This instruction is used to increment 1 to the contents of the file register and skips the
ample 3.32 iemonic	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a 	b types of uncond have seen t It is a short jum instruction is use unconditional ju istruction such th ide and remainin s that it needs 4 commonly used iytes.	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it Increment the File Register	5.3.34 Mnemonic Flags Words Operation	L1 : INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if re:	Func Cloce Cloce Cycle Algor ination , next sult ≠ 0	tion Increment count and skip if zero tion Increment the File Register and skip i not zero k 1 es rithm (f) + 1→ destination, skip the next instruction if result ≠ 0 This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the
ample 3.32 temonic	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z 	b types of uncone have seen t It is a short jum instruction is use unconditional ju ustruction such th ode and remainin s that it needs 4 commonly used ytes.	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ig bits for the target bytes. Hence BRA in programs as it Increment the File Register 1	5.3.34 Mnemonic Flags Words Operation	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res	Func Func Clock Clock Clock Cycke Algor ination , next sult ≠ 0	tion Increment count and skip if zero tion Increment the File Register and skip i not zero t 1 es (f) + 1→ destination, skip the next instruction if result ≠ 0 This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero.
ample 3.32 memonic ngs	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are 	b types of uncond have seen to it is a short jum instruction is use unconditional jun instruction such the ode and remainin s that it needs 4 commonly used ytes.	ditional jumps. They this instruction in up. ed for unconditional umps. It is a long nat first 12 bytes are ig bits for the target bytes. Hence BRA in programs as it	5.3.34 Mnemonic Flags Words Operation	L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res	Func Cloci Cloci Cycle Algor ination , next sult ≠ 0	Increment count and skipif zerotionIncrement the File Register and skip i not zerok1es1rithm(f) + 1 \rightarrow destination, skip the next instruction if result $\neq 0$ -This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero.Set location 20 H for count
ample 3.32. Iemonic	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 	b types of uncond have seen to it is a short jum instruction is use unconditional jun instruction such the de and remainin s that it needs 4 commonly used sytes .	ditional jumps. They this instruction in up. ed for unconditional umps. It is a long hat first 12 bytes are ing bits for the target bytes. Hence BRA in programs as it Increment the File Register	5.3.34 Mnemonic Flags Words Operation Example	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res CLRF TF	Func Func Clock Cycke Algori ination , next sult ≠ 0 ET 0x20 ISD 0210	Increment count and skip if zero tion Increment the File Register and skip i not zero k 1 es rithm (f) + 1 -> destination, skip the next instruction if result $\neq 0$ - This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count WPEC = 10 H
ample 3.32 remonic Igs	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is a for one of the section of the secti	b types of uncond have seen to lt is a short jum instruction is use unconditional jun instruction such the de and remainin s that it needs 4 commonly used sytes.	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long hat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 $(f) + 1 \rightarrow$	5.3.34 Mnemonic Flags Words Operation Example	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res CLRF TF L1: MOVLW MOVIN/E	Func Count , F Func Cloci Cycle Algor ination , next sult ≠ 0 T 0x20 SD 0x10 Count	Increment count and skip if zero tion Increment the File Register and skip i not zero k 1 es rithm (f) + 1→ destination, skip the next instruction if result ≠ 0 - This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count WREG = 10 H Count = D4 H
ample 3.32 remonic igs	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 1 	b types of uncond have seen to lit is a short jum instruction is use unconditional jun instruction such the ode and remainin s that it needs 4 commonly used types. Function Clock Cycles Algorithm	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 $(f) + 1 \rightarrow$ destination	5.3.34 Mnemonic Flags Words Operation Example	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res CLRF TF L1: MOVLW MOVWF	Func Count , F Cloce Cycle Algor ination , next sult ≠ 0 ET 0x20 RISD 0x10 Count 0x55	Increment count and skip if zero tion Increment the File Register and skip in not zero k 1 es 1 rithm (f) + 1→ destination, skip the next instruction if result ≠ 0 - This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count WREG = 10 H Count = D4 H WREG = 55 H
ample 3.32 iemonic igs	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 1 	b types of uncond have seen to lit is a short jum instruction is used unconditional jun instruction such the ode and remainin s that it needs 4 commonly used types. Function Clock Cycles Algorithm	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 $(f) + 1 \rightarrow$ destination	5.3.34 Mnemonic Flags Words Operation Example	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res CLRF TF L1: MOVLW MOVWF MOVLW	Func Count , F Func Cloce Cycle Algor ination , next sult ≠ 0 ET 0x20 RISD 0x10 Count 0X55	tion Increment count and skip if zero Increment count and skip if zero Increment the File Register and skip in not zero Increment 1 estimation, skip the next instruction if result $\neq 0$ Increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count WREG = 10 H Count = D4 H WREG = 55 H
ample 3.32 nemonic ags ords eration	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 1 	b types of uncond have seen to it is a short jum instruction is used unconditional ju istruction such the de and remainin s that it needs 4 commonly used ytes. Function Clock Cycles Algorithm	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 (f) + 1 \rightarrow destination	5.3.34 Mnemonic Flags Words Operation Example	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res CLRF TF L1: MOVLW MOVWF MOVWF MOVWF MOVWF	Func Clock Clock Clock Cycke Algor ination , next sult ≠ 0 ET 0x20 NSD 0x10 Count 0X55	tion Increment count and skip if zero tion Increment the File Register and skip in not zero k 1 es rithm (f) + 1→ destination, skip the next instruction if result ≠ 0 - This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count WREG = 10 H Count = D4 H WREG = 55 H PORTD = 55 H Toggle PORT D
eration (ample 3.32) nemonic (ags (ords (content)))	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 1 (f) + 1→ destination 	b types of uncond have seen to it is a short jum instruction is used unconditional ju instruction such the de and remainin s that it needs 4 commonly used bytes . Function Clock Cycles Algorithm	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 (f) + 1 \rightarrow destination	5.3.34 Mnemonic Flags Words Operation Example	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res CLRF TF L1: MOVLW MOVWF MOVWF MOVWF PORTD COMF	Func Clock Clock Clock Cycke Algor ination , next sult ≠ 0 T 0x20 RSD 0x10 Count 0X55	tion Increment count and skip if zero tion Increment the File Register and skip i not zero k 1 es rithm (f) + 1→ destination, skip the next instruction if result ≠ 0 This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count WREG = 10 H Count = D4 H WREG = 55 H PORTD = 55 H Toggle PORT D Increment count and skip
eration kample 3.32 nemonic ags ords	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Ż flags are affected. 1 (f) + 1→ destination 	b types of uncone have seen to lit is a short juminstruction is use unconditional junistruction such the de and remainin s that it needs 4 commonly used bytes. Function Clock Cycles Algorithm	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are g bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 (f) + 1 \rightarrow destination	5.3.34 Mnemonic Flags Words Operation Example	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if re: CLRF TF L1: MOVLW MOVWF MOVWF MOVWF PORTD COMF PORTD.F	Func Count , F Cloci Cycle Algor ination , next sult ≠ 0 ET 0x20 RISD 0x10 Count 0X55 =	tion Increment count and skip if zero tion Increment the File Register and skip in not zero k 1 rithm (f) + 1 \rightarrow destination, skip the next instruction if result $\neq 0$ - This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count WREG = 10 H Count = D4 H WREG = 55 H PORTD = 55 H Toggle PORT D Increment count and skip next instruction if not zero
eration cample 3.32 nemonic ags ords eration	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 1 (f) + 1→ destination 	b types of uncond have seen to list is a short jum instruction is use unconditional jun instruction such the de and remainin s that it needs 4 commonly used bytes . Function Clock Cycles Algorithm — This in Increm conten	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are g bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 $(f) + 1 \rightarrow$ destination nstruction is used to nent 1 to the file result is	5.3.34 Mnemonic Flags Words Operation Example	COMFF L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if rest CLRF TF L1: MOVLW MOVWF MOVWF MOVWF MOVWF MOVWF PORTD COMF PORTD,F L2: INCFSNZ	Func Cloci Cycle Algori ination , next sult ≠ 0 ET 0x20 NSD 0x10 Count 0X55	Increment count and skipif zerotionIncrement the File Register and skip i not zerorithm(f) + 1 \rightarrow destination, skip the next instruction if result $\neq 0$ -This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero.Set location 20 H for countWREG = 10 H Count = D4 H WREG = 55 H PORTD = 55 H Toggle PORT D Increment count and skip next instruction if not zero
xample 3.32 nemonic ags ords xeration	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is a needs only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 1 (f) + 1→ destination 	b types of uncond have seen to list is a short jum instruction is use unconditional jun instruction such the de and remainin s that it needs 4 commonly used bytes . Function Clock Cycles Algorithm — This in Increm conten registe	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long hat first 12 bytes are ing bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 (f) + 1 \rightarrow destination instruction is used to hent 1 to the file of the file or. The result is	5.3.34 Mnemonic Flags Words Operation Example	COMF F L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if rest CLRF TF L1: MOVLW MOVWF MOVWF MOVWF MOVWF MOVWF MOVWF MOVWF COMF PORTD, COMF PORTD, L2: INCFSNZ Count, F	Func Cloci Cycle Algori ination , next sult ≠ 0 ET 0x20 ISD 0x10 Count 0X55	Increment count and skipIncrement count and skipif zerotionIncrement the File Register and skip i not zeroithm(f) + 1 \rightarrow destination, skip the next instruction if result $\neq 0$ -This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zeroThis instruction is used to increment 1 to the contents of the file register and skips the next instruction if the Poet is not zero.Set location 20 H for countWREG = 10 H Count = D4 H WREG = 55 H PORTD = 55 H Toggle PORT D Increment count and skip next instruction if not zero
eration (ample 3.32 nemonic ags ords	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 1 (f) + 1→ destination 	b types of uncond have seen to list is a short jum instruction is use unconditional jun instruction such the de and remainin s that it needs 4 commonly used bytes . Function Clock Cycles Algorithm - This in Increm conten registe placed	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 (f) + 1 \rightarrow destination Instruction is used to nent 1 to the ths of the file or. The result is I in WREG register or file register	5.3.34 Mnemonic Flags Words Operation Example	COMF F L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res CLRF TF L1: MOVLW MOVWF MOVWF MOVWF PORTD,F L2: INCFSNZ Court, F BRA L1	Func Cloci Cloci Cycle Algori ination , next sult ≠ 0 ET 0x20 ISD 0x10 Count 0X55	Increment count and skip if zero tion Increment the File Register and skip in not zero k 1 es 1 rithm (f) + 1→ destination, skip the next instruction if result ≠ 0 - This instruction is used to increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count WREG = 10 H Count = D4 H WREG = 55 H PORTD = 55 H Toggle PORT D Increment count and skip next instruction if not zero
cample 3.32 nemonic ags ords	 There are two are : BRA : we section 5.3.14. GOTO : This branching or jump. It is a 4 byte in given for opco address. Its drawback is instruction is oneeds only 2 b GOTO MYREG INCF f,d,a N, OV, C, DC, Z flags are affected. 1 (f) + 1→ destination 	b types of uncond have seen if . It is a short jum instruction is used unconditional ju instruction such the inde and remaining s that it needs 4 commonly used vites Function Clock Cycles Algorithm – This in Increm registe placed if d=0	ditional jumps. They this instruction in p. ed for unconditional umps. It is a long nat first 12 bytes are ng bits for the target bytes. Hence BRA in programs as it Increment the File Register 1 $(f) + 1 \rightarrow$ destination nett 1 to the this of the file er. The result is I in WREG register or file register if	5.3.34 Mnemonic Flags Words Operation Example	COMF F L1: INCFSZ BRA L1 INCFSNZ f,d,a No flags are affected. 1 (f) + 1→ desti skip the instruction if res CLRF TF L1: MOVLW MOVWF MOVWF MOVWF MOVWF MOVWF PORTD COMF PORTD, L2: INCFSNZ Count, F BRA L1 BRA L2	Func Count , F Func Clock Cycle Algor ination , next sult ≠ 0 ET 0x20 RISD 0x10 Count 0X55 F	Increment count and skip if zero Increment count and skip if zero Increment the File Register and skip in not zero Increment and skip in not zero Increment and skip the next instruction if result ≠ 0 Increment 1 to the contents of the file register and skips the next instruction if the result is not zero. Set location 20 H for count INREG = 10 H Count = D4 H WREG = 55 H PORTD = 55 H Toggle PORT D Increment count and skip next instruction if not zero

Mnemonic

Operands

Words

5-13

PIC18F458 Instruction Set

5.3.37 LFSR

5.3.35 IORLW Function IORLW k OR Literal with WREG. 0 <k < 255 Clock 1 Cycles (WREG) OR 1 Algorithm k→WREG Addr. Mode Immediate Flags N and Z flags Addressing are affected. Mode.

Operation	(WREG) OR k →WREG	This instruction ORs the contents of the WREG register with the 8-bit literal 'k' and the result is placed in WREG register.
Example	MOVLW 0x20	WREG = 20 H
	IORLW 0x25	WREG = 25 H This instruction will logically OR the contents of the WREG register i.e. 20 H with the 8-bit literal 'k' i.e. 25 H and the result is placed in WREG register. 20 H 0010 0000 25 H 0010 0101
		25 H 0010 0101

5.3.36 IORWF

Mnemonic	IORWF f,d,a		Function		OR WHEG and file register.			
Flags	N and Z flags are affected.		Clock Cycles		1			
Words	1		A	lgorithm	(W) OR (f) \rightarrow destination			
Operation	(W) OR (f) → destination			This instruction logically ORs the contents of the WREG register with the contents of the file register and the result is placed in WREG register if d=0 or file register if d=1				
Example	MYREG SET 0X MOVLW 0x25 MOVWF MYREC MOVLW 0x20 IORWF MYREG	10 G		Allocate Lo MYRI WREG = 25 MYREG = 2 WREG = 20 WREG = instruction 0 of the WRE H with co register i.e. result is pl register.	exation 10 H for EG 5 H 25 H 25 H This 25 H This 26 register i.e. 20 25 H and the 25 H and the aced in WREG			

Mnemonic	LFSR f; k	Function	Load FSR
Operands	0 <k 4095<br="" <="">0≤f ≤2</k>	Clock Cycles	2
Words	2	Algorithm	$k \rightarrow FSRf$
		Flags	No flags are affected.
Operation	K ightarrow FSRf	This instruction i bit literal 'k' to l loaded in FSR0,	s used to load the 12- ile register. k can be FSR1 and FSR2.
Example	LFSR0 0x456	FSR0H = 04 H at This instruction FSR0 file register	nd FSR0L = 56 H. will load 0456 H to r.

5.3.38 MOVFW

Mnemonic	MOVFW f, d , a	Function Move file register to WREG.
Flags	N and Z flags are affected.	Clock 1 Cycles
Words	1	Algorithm (f) →destination
Operation	(f) \rightarrow destination	This instruction copies the contents of the file register to WREG register.
Example	MOVFW PORTC	This instruction will copy the contents of PORTC to the WREG register.

5.3.39 MOVFF

Mnemonic	MOVFF fsource,fdestinat	ion	Function	Move file register to file register
Flags	No flags affected.	are	Clock Cycles	2 (3)
Words	2		Algorithm	(fsource) \rightarrow fdestination
Operation	(fsource) → fdestination	_	This instruction contents of th register to de register. The source and can be a file reg I/O ports or any It is a 4 byte inst	n copies the e source file estination file ad destination gister location, SFR. ruction.
Example	MOVFF PORTC, PORTB	This conte	instruction wi ents of PORTC to	II copy the the PORTE.

5.3.40 MOVLB

			1
Mnemonic	MOVLB k	Function	Move Literal to low nibble of BSR
Flags	No flags are affected.	Clock Cycles	1
Words	1	Algorithm	$k \rightarrow BSR$

5

5

5-14

PIC18F458 Instruction Set

Operation	$k \rightarrow BSR$	This instruction load	Is the literal value	Example	MOVLW 0x30 MULLW 0x10	WREG This ins	= 30 H. truction multiplies the	
		mio the bank selecte	i register (DOR).			WREG	valuei.e.30 H with	
Example	MOVLB 0x3	Use bank 3				literal v result	alue 10 H and the is stored to the	· .
5.3.41	MOVLW	<			-	PRODH pair. P	: PRODL register PRODH = 03 H,	
Mnemonic	MOVLW k	Function	Move Literal to			PRODL H = 300	= 00 H as 10 H × 30 H	
Flags	No flags are	Clock Cycles	1	5.3.44	MULWF			_
14/	affected.			Mnemonic	MULWF f, a	Function	Multiply WREG with file register	
woras	1		$K \rightarrow W$	Flags	No flags are affected.	Clock Cycles	1]
Operation	$k \rightarrow W$	This instruction lo into the WREG re	ads the literal value gister.	Words	1	Algorithm	W x f PRODH : PRODI	
Example	MOVLW	WREG = 30 H. T	his instruction loads	L			111022	ר ר
	0x30	the literal value	i.e. 30 H into the	Operation	$W \ge f \rightarrow PRODH$	l: – This	instruction	
E 9 43		WHEG register.				byte	s in WREG register	
5.3.42	MUVWF					and	tile register and	
Mnemonic	MOVWF f,a	Function	Move WREG register to file			PRO	DH.PRODL register	
Flage	No flags ar	re Clock	register	Example	COUNT SET 0x50	Set count	location = 50	
riays .	affected.	Cycles			MOVLW 0x10	WREG =	10 H .	
Words	1	Algorithm	$W \rightarrow f$		MOVWF COUNT MOVEW 0x05	WPEG = (10 H	
	I		L		MULWE COUNT	This instru	uction multiplies the	
Operation	$W \rightarrow f$	This instru	ction loads the			WREG V	alue i.e.05 H with	
operation		WREG val	ue into the file	· / .		COUNT 1	0 H and the result is	
		register. It	is used with the		and the second	stored to t	he PRODH: PRODL	
		MOVLW inst	ruction.			register pa		
Example	MOVLW 0x3	0 WREG = 30	H. This instruction		*	H as 05 H	00 H, PRODL = 50 x 10 H = 0050 H	
		loads the lite	ral value i.e. 30 H			1140 00 11		1
	MOVWF AD	ADCON1 = 3	G register.	5.3.45	NEGF	Frenchiser	Alexandre della	1
5.3.43	MULLW	1 //200111-0		Mnemonic	NEGF I, a	Function	Negate file register	
				Flags	N, OV, C, DC, Z	Clock	1	
Mnemonic	MULLW k	Function Mu	Itiply Literal with		flags are affected.	Cycles		
Fiage	No flage are	Clock 1		Words	1	Algorithm	$(\overline{f}) + 1 \rightarrow f$,	
riays	affected.	Cycles					$1 \rightarrow Z$	
Words	1 ;	Algorithm W	$x k \rightarrow PRODH$:	Operation	(f) +1 -> f	– This in	struction is used to	
	•	PR	DDL		$(1) + 1 \rightarrow 1, \\ 1 \rightarrow 7$	take 2	2's complement of	·
Operation	Wyk DD		instruction			the co	r and result is	
operation		multi	plies the WREG			stored	in the file register	
		value	with literal value	Example	COUNT SET 0x50			
		and t	he result is stored		MOVLW 0x10	WREG = 10	Н.	
		In the	er pair. The		MOVWF COUNT	COUNT = 10) H	
		highe	r byte of result is		NEGF	complement	of the value in	•
		store	d in PRODH			Count.		
		regisi	er and lower byte			Count 10 H	0001 0000	
•		of re	suit is placed in BODL register			2's complem	ent of	
						10H 1111 00	UU Int - EO H	
		1- 				nesult in Col		•

5-15

PIC18F458 Instruction Set

5

.

	5.3.46	NOP	n	an ing a sana ang ang ang ang ang ang ang ang ang	Operation	This instruc	tion resets_all_t	he PIC18 registers and
	Mnemonic Flags	NOP NOP	Function	No Operation	hing of the state	flags that ar	e affected by a	MCLR Reset.
	Words	affected.	Cycles Algorithm		5.3.51	RETFIE		
	Operation	- This instruc	tion does not do a	ny operation	· ا ۲۰۰۰ ۲۰۰۰ ۲۰۰۰ ۲۰۰۰ ۲۰۰۰ ۲۰۰۰ ۲۰۰۰ ۲		,	
-	, electron,	 It is mainle executes the 	y used in time	delays. The PC	Mnemonic	RETFIE S	Function	Return from Interrupt
		- It is a 2 byte	e instruction.		. Flags	GIE/GIEH,	Clock	2
	5.3.47	PUSH			- uncoted		Al	
	Mnemonic	PUSH	Function	Push Top of Stack	words		Algorithm	
	Flags	No flags are affected.	Clock Cycles	1	Operation	- This in ISR to	struction is exect transfer contr	ol back to the current
	Words	1	Algorithm	(PC + 2) = Top of Stack		When this i	nstruction is execute	u. ecuted the sequence of
	Ope ration	This instruction p stack. The SP is i	places the program	m counter on the		Step 1 :	as follows : The address	of program counter is
	5.3.48	POP				Step 2 :	Program Contr	the stack . ol is transferred to the
	Mnemonic	POP	Function Pop	Top of Stack			new address sto	ored in PC
	Flags	No flags are				Step 3 :	The stack pointe	er is decremented by 1.
	Words	1	Algorithm		5.3.52	RETLW		
	Operation	 This instruc stack and 	tion pops out the ignores it. The	value from top of stack pointer is	Mnemonic	RETLW k	Function	Return Literal in WREG register
		decremente – Now the val	d by 1. ue that the stack p	ointer points is the	Flags affect	ed Noné	Clock Cycles	2
		value that is	last pushed onto I	he stack.	Words	1	Algorithm	
	5.3.49 Mnemonic	RCALL target	Function	Relative Call	Operation	- This inst WREG re	ruction copies the	e literal value 'k ' in the
	Flags	address No flags are	Clock Cycles	2		When this ins operation is as	struction is exect follows :	cuted the sequence of
	Words	affected.	Algorithm			Step 1 : The off	e address of prog from the stack .	gram counter is popped
	Oracetion		Algoritmi		J [Step 2: The	stack pointer is	decremented by 1.
	Operation	to a subrou 1 KB of the	instruction used tine whose target current program co	to transfer control address is within punter.	1	 This instr the required register 	uction is used in ired look table	look up tables to return element in the WREG
		The sequence of c Step 1 : The	peration is as follo contents PC are	ws: pushed onto the	Example	 RETLW I to the WF 	0'4' ; WREG = 4 i REG register.	i.e. the literal 4 is copied
		Step 2 : The s Step 3 : PC is	stack pointer is inc loaded with the ta	remented by 1. arget address and	5.3.53	RETURN	· ·	
,		progr	am control is tr	ansferred to the	Mnemonic	RETURN s	Function	Return from Subroutine
		Step 4 : After	outine. executing the	subroutine a	Flags	None	Clock	2
		RET	JRN instruction fer control back	is executed to to the executing	Words	1	Algorithm	
		progr	am.		Operation	– This ir	struction is exe	ecuted at the end of
r	5.3.50	RESET				subrout	tine called throu	ugh CALL or RCALL
	Mnemonic	RESET	Function	Reset through software		instruct current	ions to transfer program being e	control back to the xecuted.
	Flags	All flags are affected.	Clock Cycles	1		When this in operation is a	struction is exects s follows :	cuted the sequence of
	Words	1	Algorithm	Reset all registers and		Step 1: Th	ne address of opped off from the	program counter is
				flags that are affected by a		Step 2: Pr	ogram Control is	transferred to the new
				MCLR Reset		Step 3: Th	e stack pointer is	decremented by 1.



			a								
Micro	controllers (SPF	U-E&TC)		5-17			PIC18F	458 Instruction Set	. 1	5	(
Operation	$(f_n) \leftarrow (f_{n+1})$ when n = 0 to 6 $(f_2) \leftarrow f_0$	ere This instru eight bits i one position	This instruction will rotate the eight bits in the file register by one position to the right.			k - (WREG) → WREG	 This inst contents register f 	ruction subtracts the of the WREG rom the 8-bit literal 'k'			5
Example	MYREG SET 0x5	Bit 0 is rota 0 Set location	ted into bit 7 position.				and the WREG re	result is placed in egister.			
	MOVLW 0x10 MOVWF MYREG RRNCF MYREG ,	WREG = 1 MYREG = F This instruction contents of	0 H . 10 H = 0001 0000 tion will ROTATE the file register to the				The steps follows: are as follows: Step 1: Take the	owed for subtraction e 2's complement of WREG			
		MYREG = (0000 1000				Step 2 : Add com	k to the 2's plement			
5.3.58	SETF						Step 3 : Obs disc	erve the result and ard carry if any.	-		
Mnemonic	SET f, a	Function	SET file register		Example	MOVLW 0x20	WREG = 20 H	(05 H 00 H) Thio			
Flags	No flags are affected.	Clock Cycles	1			SUBLW 0X25	instruction sub the WREG rec	tracts the contents of gister i.e. 20 H from			
Words	Í	Algorithm	$FFH \rightarrow f$				the 8-bit literal result is placed	'k' i.e. 25 H and the in WREG register.			
Operation	$FFH \rightarrow f$	This instruction	is used to Set all the ster to 1		5.3.61	SUBWF				-	
Example	SETF TRISB	This instruction PORTB making	will set all the bits of it an input port.		Mnemonic	SUBWF f,d,a	Function	SUBTRACT WREG from file register.			
5.3.59	SLEEP				Flags	N, OV, C, DC, Z flags	Clock Cycles	1			
Mnemonic Flags	SLEEP TO, PD	Function I Clock	Enter the Sleep Mode		Words	are anecteo,	Algorithm	$(f) - (W) \rightarrow$ destination			
	are affected.	Cycles .	• •		Operation	(f) - (W) → destination	This i	instruction subtracts			
Words	1	Algorithm (boh → WDT, $\rightarrow TO,$ $b → \overline{PD}$				registe of the result registe	file register and the is placed in WREG if d=0 or file			
Operation	- This ins	truction is u oller into the	sed to put the SLEEP mode. The				- The subtract	r if d=1. steps followed for stion are as follows		· ·	
	oscillator s is reset a	stops operating . nd the power do	The watchdog timer				Step1: T	Take 2's complement	•		
	cleared. T	he Time out stat g out of the SLE	us bit TO is set . EP mode there are				Step2 : A	Add file register contents to the 2's complement			
	(1) Acti (2) Har	vate the Watchdo dware interrupt.	g timer interrupt.			•	Step 3 : C	Dbserve the result and discard carry if any.			
5.3.60	SUBLW				Example	MYREG SET 0x10 MOVLW 0x25	Allocate Lo MYREG	cation 10 H for			
Mnemonic	SUBLW k	Function	Subtract WREG from Literal			MOVWF MYREG MOVLW 0x20	WREG = 25 MYREG = 25	н 5 н			
Operands	0 <k 255<="" <="" td=""><td>Clock Cycles</td><td>1</td><td></td><td></td><td>SUBWF MYREG, F</td><td>WREG = 20 MYREG = 0 This instruct</td><td>H 5 H (25 H - 20 H)</td><td></td><td></td><td></td></k>	Clock Cycles	1			SUBWF MYREG, F	WREG = 20 MYREG = 0 This instruct	H 5 H (25 H - 20 H)			
Words	1	Algorithm	k − (WREG) → WREG				contents of i.e. 20 H fro	the WREG register om contents of file	•		
Addr. Mo c le	Immediate Addressing	Flags	N, OV, C, DC, Z flags are affected.				register i.e. 2 placed in MY	5 H and the result is REG file register .			

•

5-18

PIC18F458 Instruction Set

5.3.62	SUBWFB			Operatio	n	$(f_{3-0}) \rightarrow (f_{7-4})$	÷,	This instructi	on interchanges
Mnemonic	SUBWFB f,d,a	Function	Subtract WREG and borrow bit from the file register.			$(f_{7-4}) \to (f_{3-0})$		nibbles of the the result is register if d= (file register and stored in WREG and file register
Clock Cycles		Flags	N, OV, C, DC, Z flags are affected.	Example		MYREG SET 0x10		Allocate Loc	ation 10 H for
Words	1	Algorithm	(f) - (W) - (CY) \rightarrow destination			MOVLW 0x20 MOVWF MYREG		MYREG WREG = 20 H MYREG = 20	l H
Operation	(f) – (W) – (CY) \rightarrow destination	This insi contents and borro	ruction subtracts the of the WREG register pw/carry flag from the			SWALL MILLO		The instruction the WREG I the value 02 h	n SWAPF leaves Register holding 1 (0000 0010 B).
Example	MYREG SET	Allocate MYREG	f the file register. Location 10 H for	5.3.65	Т	BLRD	-	;	
	MOVLW 0x25 MOVWF MYREG BCF STATUS, C MOVLW 0x20 SUBWFB MYREG,F	WREG = 2 MYREG = Carry = 0 WREG = 2 MYREG = This inst contents o 20 H and file register result is pl	25 H 25 H 20 H 05 H (25 H - 20 H - 0) ruction subtracts the f the WREG register i.e. carry from contents of er i.e. 25 H and the aced in MYREG	Mnemoni	C T () (I (I (I T t T T (i	BLRD* Table Read) BLRD*+ Read and then Increment TBLPTR) BLRD*- (Read and hen decrement BLPTR) BLRD+* Increment TBLPTR		Function	Table Read
5.3.63	SUBFWB	*			a	nd read)		-	
Mnemonic	SUBFWB f,d,a	Function	Subtract File register and borrow bit from the WBEG register	Clock Cycles Words	2			Flags	No flags are affected. Bead a byte
Clock Cycle	es 1	Flags	N, OV, C, DC, Z flags are affected.	<i>A</i>				, agerraini	from ROM into the TABLAT
Words	1	Algorithm	$(W) - (f) - (CY) \rightarrow destination$	Operation	<u>, 1°</u> n	- This instruction	on i	s use to load t	he data byte into
Operation	W- (f) - (CY) \rightarrow destination	This inst contents of carry (bc contents of and the re register if	ruction subtracts the of the file register and prrow) flag from the of the WREG register isult is stored in WREG d= 0 and file register if	- Alle	-	the program data is enter strings and is - The TBLPTR byte to be rea	PiOl ed rea rea	M in the TABL in the arrays d by the micro gister holds th	AT register .This , look- up tables controller. e address of the
Example	MYREG SET 0x10	Allocate	Location 10 H for	5.3.66	. TI	BLWT			
	MOVLW 0x20 MOVWF MYREG BCF STATUS, C MOVLW 0x25 SUBFWB MYREG	MYREG WREG = 2 MYREG = Carry = 0 WREG = 2 WREG = 0 This insti	0 H 20 H 5 H 95 H (25 H – 20 H – 0) ruction subtracts the	Mnemonio 	ר 1 1 1 1 1 1	FBLWT* (Table Write FBLWT*+ (write an hen incremer FBLPTR) FBLWT*- (Write an hen decremer FBLPTR)	e) d nt d nt	Function	Table Write
		20 H and WREG reg result is pla	carry from contents of ister i.e. 25 H and the iced in WREG register.	Clock	1 1 2	BLWT+* (incremen BLPTR and write)	t	Fiags	No flags are
5.3.64 Mnemonic	SWAPF	Function	Swap nibbles in file	Words	- 1			Algorithm	Write a byte to flash
			Register						ROM .
Clock Cycles	1	Flags	No flags are affected.	Operation		 This instruction the flash program 	n is ram	use to write th ROM.	e data byte into
Words	1	Algorithm	$(f_{3-0}) = (f_{7-4})$ $(f_{7-4}) = (f_{3-0})$			 The TBLPTR byte to be writ 	reg len.	ster holds the	address of the

(F [®] Micro	controllers (SP	ΡL	ŀ-E&Ţ(C)		-19	9			PIC18F	458 Instruction Set
5.3.67	TSTFSZ		<u> </u>				Example	MOVLW 0x20		WREG	= 20 H
Mnemonic	TSTFSZ f, a		Func	tion	Test file Register and Skip if it is zero			XUHLW UX25		XOR	25H 0010 0000
Clock Cycles	1(2)		Flags	3	No flags are affected.					WREG This ins	= 05 H 0000 0101 struction EX-ORs the
Words	1		Algor	rithm						contents register	s of the WREG i.e. 20 H with the 8-
Operation	 This instruction register. If next instruction 	ctio the	on is use e file ree on is skil	ed to te gister h	est the contents of a file has value zero then the					bit litera result i register.	I 'k' i.e. 25 H and the s placed in WREG
Evamplo	Count SET	- nv	20	Sot la	postion 20 H for count		5.3.69	XORWF			
Example	MOVLW 0	x10		WRE	G = 10 H		Mnemonic	XORWF f,d,a	F	unction	EX-OR WREG and file register.
	MOVWF C MOVLW 0	oui X55	nt 5	Coun WRE	t = 10 H G = 55 H		Flags	N and Z flags are affected.		llock Cycles	1
		OR		POR	TD = 55 H		Words	1	A	lgorithm	(W) EX-OR (f) \rightarrow destination
	L2 : DECF Cou TSTFSZ C BRA L2	nt , our	F	decre test C Repe	ment count Count for zero at it		Operation	(W) EX-OR (f) \rightarrow destination		This inst contents register	ruction EX-ORs the of the WREG with the contents of
5.3.68	XORLW				· · ·			· · · ·		is placed	in WREG register if
Mnemonic	XORLW k		Func	tion	EX-OR Literal with WREG.		Example	MYREG SET 0X10		d=0 or file	e register if d=1. ocate Location 10 H
Operands	0 <k 255<="" <="" th=""><th></th><th>Clock Cycle</th><th>(S</th><th>1</th><th></th><th>Į.</th><th>MOVLW 0x25 MOVWF MYREG</th><th></th><th>for WREG =</th><th>MYREG 25 H</th></k>		Clock Cycle	(S	1		Į.	MOVLW 0x25 MOVWF MYREG		for WREG =	MYREG 25 H
Words	1		Algor	ithm	(WREG) EX-OR kF \rightarrow WREG			MOVLW 0x20 XORWF MYREG ,V	V	WREG =	= 25 H = 20 H = 20 H010 0000
Addr. Mode	Immediate Addressing Mode.		Flags		N, Z flags are affected.					WREG	= 25H 0010 0101 = 20 H 0000 0101
Operation	(WREG) EX-OI k → WREG	R		This in content register 'k' and WREG	struction EX-ORs the ts of the WREG r with the 8-bit literal the result is placed in register.					- This the WR 20 liter the	s instruction EXORs contents of the IEG register i.e. H with the 8-bit al 'k' i.e. 25 H and result is placed in EG register

30

6

and the state

C

6.

ing a state of a second se



PIC Programming in C

6.1 Introduction

- The different compilers generate hex files that can be downloaded into the ROM of the microcontroller.
- The size of the hex file is the main reason of worry for the microcontroller programmers. This is because :
 - (i) The on-chip ROM of the microcontrollers is limited.
 - (ii) The code space for the PIC18 is limited to 2 MB.
- The size of the assembly language program is much smaller in comparison to the C language code. The assembly language program is tedious. It is time consuming.
- The C language program is much easier to write. It is less time consuming. However the hex file produced by C program is larger.
- The various reasons for writing programs in C are
 - (i) C is easier to modify and update.
 - (ii) Code available in the libraries can be used by users.
 - (iii) The C code is portable with other microcontrollers with little or no changes.
 - (iv) C is easy and less time consuming to write than assembly.
- Various companies develop C compiler for PIC microcontroller. We need to include the file P18F458.h for C programs.

6.2 Data Types and Time Delays in C

Table 6.2.1 lists some data types used by PIC. Table 6.2.1 : Data types used by PIC

Data Type	Size	Data Range
Unsigned char	8 bit	0-255
Char	8 bit	-128 to +127
Unsigned int	16 bit	0 to 65,535
Int	16 bit	- 32768 to + 32767
Unsigned short	16 bit	0 to 65535
Short	16 bit	- 32768 to + 32767

Data Type	Size	Data Range
Unsigned long short	24 bit	0 to 16777215
Short long	24 bit	- 8388608 to 8388607
Unsigned long	32 bit	0 to 4294, 967295
Long	32 bit	- 2147483648 to + 2147483648

UNIT - IV

Unsigned char

- It is an 8 bit data type that takes value in range of 0-255 i.e. (00H-FFH).
- It is widely used in applications like setting a counter value where signed data is not required.
- C compilers use signed char by default. If we want to use unsigned char then the keyword **unsigned** must be placed in front of char.
- It can also be used for a string of ASCII characters, including extended ASCII characters.

Program 1

Write a C program to send values 00H-FFH to port A.

#	include <p18f548.h></p18f548.h>	// For TRISA and // PORT A declaration
٧O	id main (void)	
uti (
	unsigned char i ;	Contraction of the second second
	TRISA = 0;	// Make Port A as output
	for (i = 0 ; i < = 255,	i ++)
	PORTA = i;	
	while (1);	

Program 2

Write a C program to send hex values for ASCII characters 0, 2, 3, 5, 6, A, B, C, D to Port B.

PIC Programming in C

On running the program Port B displays ASCII values 30H, 32H, 33H, 35H, 36H, 41H, 42H, 43H and 44H.

Program 3

Write a C program to send values of -5 to +5 to Port A.

Program 4

Write a C program to toggle all bits of Port C 50,000 times.

include < P18F458.h >
void main (void)
{
 unsigned short long x ;
 TRISC = 0 ;
 for (x = 0 ; x < = 50000 ; x ++)
 {
 PORTC = 0x55 ;
 PORTC = 0xAA;
 }
 while (1) ;
}</pre>

6.3 Time Delays in C

- Time delays can be created by two methods in C. They are :
 - (i) Using a simple for loop.
 - (ii) Using PIC18 timers.
- While creating time delay using a simple for loop we cannot get exact delay because of the following reasons :
 - (i) The crystal frequency is connected to the OSC1-OSC2 input pins. The duration of the clock period for the machine cycle is a function of the crystal frequency.
 - (ii) In C programs the C compiler converts the C statements and functions to assembly language instructions. As a result different compilers produce different codes. Hence the instructions executed in a loop may vary with different compilers.



When we use functions like DELAY in the C program we need to know following points :

(i) Before the main function, the declaration : void Delay (unsigned int)

will tell the compiler that there will be a function called DELAY. It is called **function prototype**.

(ii) The functions are generally defined immediately after the main program ends as in program 8. The first line of function declaration must be exactly same as its function prototype.

Program 6 SPPU - Dec. 2012, May 2013, 8 Marks

Write embedded C program to blink LED connected to port of PIC.

Sol

Crv

R

Pr

W

со

X1

Sc



Program 7 SPPU - May 2014, 8 Marks

Write a C program to toggle all bits of Ports B, C, D continuously with a 250 ms delay. Assume XTAL = 10 MHz.

Soln. :

16.13

include <P18F458.h> void Delay (unsigned int); void main (void) { TRISB = 0; Make Ports A, B, C and D as TRISC = 0; output ports forever TRISD = 0;while (1) ł PORTB = 0x55; //Toggle ports A, B, C, D

Program 9

Write a program in C for PIC to toggle all the bits of port C continuously with a 200 ms delay.

for (i = 0; i < xtime; i + +)

for (j = 0; j < 165; j + +);

include <P18F458.h> void Delay (unsigned int); void main (void) TRISC = 0; // Port C as output port while (1) ł PORTC = 0x55; // Toggle port C Delay (200); PORTC = 0xAA;



6.4 I/O Programming in C

6.4.1 Byte Size I/O

 The Port A - Port D are byte accessible. We use the Port A - Port D labels as defined in the C18 header file.

Program 10

LEDs are connected to the bits in Port A and Port D. Write a C18 program that shows the count from 0 to FFH on the LEDs.



Program 11

Write a C18 program to read the data from Port A and give it to Port B after a small delay.



port it port

ort مر ال

it to

Program 12 SPPU - May 2012, 8 Marks

Write a C program to get a byte of data from Port C. If it is less than 1000, send it to Port B otherwise send it to Port D.

rt D.	
# include < P18F458	8.h >
void main (void)	
unsigned char i ;	÷
TRISC = 0xFF;	// Port C as input
TRISB = 0;	// Port B as output
TRISD = 0;	// Port D as outp
while (1)	
{	
i = PORTC;	// read data from PORTO
if (i < 1000)	
PORTB = i;	// if i < 1000 then send PORTB

else

PORTD = i ; // otherwise send it to PORTD

6.4.2 Bit Addressable I/O Programming

- The I/O ports of PIC18FXX are bit addressable. We can access a single bit without disturbing the remaining port bits.
- We use PORTxbits.Rxy to access a single bit of Port x, where x is the port A, B, C or D and y is the bit (0-7) of that port. e.g. PORTAbits.RA5 indicates PORTA.5.
 - We access the TRISx register in the same manner where TRISCbits.TRISC7 indicates the RC7 bit of PORTC.
 - Table 6.4.1 shows the single bit addresses of PIC18.

Table 6.4.1 : Single bit address of PIC18F458 ports

PORT A	PORT B	PORTC	PORT D	PORTE	Port's Bit
RA0	RB0	RC0	RD0	RE0	D0
RA1	RB1	RC1	RD1	RE1	D1
RA2	RB2	RC2	RD2	RE2	D2
RA3	RB3	RC3	RD3		D3
RA4	RB4	RC4	RD4		. D4
RA5	RB5	RC5	RD5		D5
	RB6	RC6	RD6		D6
	RB7	RC7	RD7		D7

Port bits structure : Fig. 6.4.1 shows the structure of Port C bits as given by C18 compiler. The structure of ports can be found in microcontroller header file.

6-4

extern volatile near union {

unsigned RC0 : 1;

unsigned RC1:1;

unsigned RC2:1;

struct {

6-5

Program 15 extern volatile near unsigned char PORTE ; Write a C program to turn bit 6 of Port D on and off 50,000 times. # include < P18F458.h > # define Mybit PortDbits. RD6 void main (void) Į

TRISDbits, IR	15D6 = 0; // Make RD6 a
for $(1 = 0; 1 < 0)$	< 50,000 ; 1 ++)
1	
mybit $= 1$;	
mybit = 0;	
}	
while (1) :	// Stav here forever

Program 16

Write a C program to get the status of bit RB6 and send it to RC7 continuously.

#	include < P18F458.h >
#	define inbit PORTBbits.RB6
(define outbit PORTCbits.RC7
voi	d main (void)
{	
	TRISBbits.TRISB6 = 1; // Make RB6 as input
	TRISC bits. TRISC7 = 0 ; // Make RC7 as output
	while (1)
	outbit = inbit;

}	

Program 17

A door sensor is connected to the RD0 pin and a buzzer is connected to RC6. Write a C18 program to monitor the door sensor and when it opens, sound the buzzer. The buzzer can be sound by sending a square wave of few hundred Hz to it.

# include < P18F458.	h >
# define sensor PORTI	Dbits.RD0
# define buzzer PORT	Cbits.RCo
void main ()	
{	
unsigned char i ;	
TRISDbits.TRISD	0 = 1;
	// Make PORTD.0 as input
TRISChits.TRISC	6 = 0;
	// Make PORTC.6 as output
while $(sensor = =$	 1)
- {	
buzzer = 0;	
for $(i = 0; i < 0)$: 5000 ; i ++)
	// software delay
buzzer = 1;	// sound buzzer
for (i = 0 ; i <	500 ; i ++) // software delay
}	
while (1);	
}	

unsigned RC3:1; unsigned RC4:1; unsigned RC5:1; unsigned RC6:1; unsigned RC7:1; `}; struct { unsigned INTO:1; unsigned INT1:1;

unsigned CANTX : 1; unsigned CANRX:1; unsigned:1; unsigned PGM:1; unsigned PGC:1; unsigned PGD:1;

}; } PORTCbits ;

Fig. 6.4.1 : Port C bit structure

Program 13

Write a C program to toggle only bit RA3 continuously without disturbing the rest of bits of Port A.

# include < P18F458.	1 >	
# define mybit PORTAL	oits. RA3	// declare RA3
void main (void)		
{		
TRISAbits.TRISA3	= 0; // M	ake RA3 as output
while (1)		-
{		
mybit = 1;	// tu	rn on RA3
mybit = 0;	// tu	m off RA3
}		

Program 14

Write a C18 program to monitor bit PC5. If it is high send 55H to Port D otherwise send AAH to Port B.

```
# include < P18F458.h >
# define mybit PORTCbits.RC5
void main (void)
    TRISCbits.TRISC5 = 1; // Make RC5 as input
                          // Make Port B as output
    TRIS B = 0;
    TRIS D = 0;
                           // Make Port D as output
    while (1)
    {
    if (mybit = = 1)
    PORTD = 0x55;
    else
    PORTB = 0xAA;
```

Program 18

19 al 40 an 19
Write embedded C program to implement HEX counter on port and display the count.





Fig. P. 18





Program 22

Write a C program to read RC0 and RC1 bits an issue an ASCII character to Port B according to the following table :

RC1	RC0	
• 0 •	0	Send '0' to Port B
0	1	Send '1' to Port B
1	0	Send '2' to Port B
1	· 1	Send '3' to Port B

include < P18F458.h > void main (void) ł unsigned char i ; TRISC = 0xFF; // Make Port C an input TRISB = 0;// Make Port B an outut while (1) { i = PORTC;// Read Port C

Table 6.5.1 : Bitwise logic operators for C

Logic Operations in C

The different logical operators used in C are AND (&&), OR (||) and NOT (|). The programmers are less familiar with bitwise operators AND (&), OR(|), $EX-OR(^)$, Inverter (~), Shift right (>>) and shift left (<<). The bitwise operators are used in software engineering for embedded systems and control. Table 6.5.1 shows bitwise logic operators for

		AND	OR	EX-OR	Inverter
Α	В	A & B	A B	A^ B	Y = ~B
0	0	0	0	0	1
0	1	0.	- 1	1	0
- 1	0	0	1	. 1	
1	1	1	1	0	· .

Program 19

6.5

C.

Write a C program to toggle all the bits of Port B, Port C and Port D continuously with a delay. Use the inverting operator.

```
# include <P18F458.h >
void main (void)
{
    TRISB = 0; // make ports B, C and D as output
    TRISC = 0;
    TRISD = 0;
    PORTB = 0x55;
    PORTC = 0x55;
    PORTC = 0x55;
    PORTC = 0x55;
    while (1);
    {
      for (i = 0; i < = 100; i + +) // Software delay
      PORTB = ~ PORTB;
      PORTC = ~ PORTC;
      PORTD = ~ PORTD;
    }
}</pre>
```

Program 20: Write a C program to toggle all the bits of Port B, C and D continuously with a delay. Use EX-OR operator.

```
# include < P18F458.h >
void Delay (unsigned int) ;
void main (void)
{
    TRISB = 0 ;
    TRISC = 0 ;
    TRISD = 0 ;
    PORTB = 0x55 ;
    PORTC = 0x55 ;
}
```

6-8

PIC Programming in C

đ

6.

St

St Ste

Ste

Ste

Ste

Pro

Wri

the

on Í

0x

3 particles a mark		ask the unused bits	6.6.2 Packed BCD to ASCII Conversion
	<pre>switch (i) {</pre>	<pre>// Issue ASCII 0 // Issue ASCII 1 // Issue ASCII 2 // Issue ASCII 3</pre>	 The RTC provides the time of day in hours; minutes; second and date (year : month : day) continuously irrespective of power is on/off. This data is in packed BCD. To convert packed BCD to ASCII it needs to be converted to unpacked BCD. The unpacked BCD is the added with 30H. e.g. Packed BCD Unpacked BCD ASCII 0x91 0x09, 0x01 0x39, 0x31 6.6.3 ASCII to Packed BCD Conversion To convert ASCII to packed BCD, it is first converted to unpacked BCD and then combined to make packed BCD. e.g. 3 and 5 on keyboard give 33H and 35H. To get 35H is cur aim. Key ASCII Unpacked BCD Packed BCD and then combined to 15 35 0000 0011 1011 = 35H After conversion the packed BCD numbers are processed and result will be in packed BCD format. Program 23 SPPU Dec. 2013, 4 Marks
			Write a C program to convert packed BCD 0x49 to

6.6 **Data Conversion Programs in C**

- The advanced microcontrollers have real time clock (RTC) that displays data and time even when the power is switched off.
- The RTC provides the time and date in packed BCD. To display it the data must be converted to ASCII.

6.6.1 ASCII Numbers

On the ASCII keyboards when key "0" is activated "011 0000" (30H) is given to the computer. If the key "1" is pressed 31H is given. Table 6.6.1 lists the ASCII codes for digits 0-9.

Key	ASCII (hex)	Binary	BCD (unpacked)
0	30	011 0000	0000 0000
1	31	011 0001	0000 0001
2	32	011 0010	0000 0010
3	33	011 0011	0000 0011
• 4	34	011 0100	0000 0100
5	35	011 0101	0000 0101
6	36	011 0110	0000 0110
7	37	011 0111	0000 0111
8	38	011 1000	0000 1000
9	39	011 1001	0000 1001

BCD 01 = 35H

acked BCD 0x49 to ASCII and display the bytes on PORTB and PORTC.

include < P18F458 . h > void main (void)

unsigned char i, j ; unsigned char mbyte = 0x49; TRISB = 0;TRISC = 0: i = mbyte & 0x0F;// Mask upper 4 bits PORTB = x | 0x30;// Make it ASCII j = mbyte & 0xF0;// Mask lower 4 bits j = j >> 4;// Shift it to lower 4 bits PORT C = i | 0x30;// Make it ASCII

Program 24

{

Write a C program to convert ASCII digits of '4' and '9' to packed BCD and display it PORTC.



6.6

port of the staff



6.6.4 Checksum Byte

Checksum byte is used to maintain the integrity of data. To calculate the checksum byte of a set of data the following steps are to - be taken :

Step I : Add all the bytes

Step II : Discard carry if any

Step III: Take 2's complement.

For example : The checksum byte of data 25H. 35H, 45H, 65H. can be calculated as :

Step I :
$$25H + 35H + 45H + 65H = 1$$

Step II : Discard carry. \therefore Result = 04H

04H

Step III: Take 2's complement of 04H (0000 0100)

2's complement = (1111 1100) = FCH.

 \therefore checksum byte = FCH

Program 25

Write a C program to calculate the checksum byte of the data 25H, 35H, 45H and 65H and display the result on Port B.



6.6.5 Binary (hex) to Decimal and **ASCII** Conversion in C18

The print function in C can convert data from binary (hex) to decimal or vice-versa. But it requires a lot of memory space. This increases the hex file size. Hence. in PIC18 microcontroller systems it is recommended to use a separate conversion function.

Binary to decimal conversion is widely used in -ADCs, DACs. In some RTCs the time and dates are provided in binary. To display binary data we have to convert it to decimal and then ASCII. The hex format is an easy way to

The binary data 00-FFH is converted to decimal to give 000-255. It is done by dividing it by 10 and saving the remainder. FFH is decimal 255.



Program 26

Write a C program to convert FFH to decimal and display the digits on PORTB, PORTC and PORTD

# include <p18f458.h></p18f458.h>	
void main ()	
{	
unsigned char i ;	
unsigned char binbyte, bl	, b2, b3;
TRISB = 0;	// Port B as output port.
TRISC = 0;	// Port C as output port.
TRISD = 0';	// Port D as output port
binbyte = 0xFF;	// binary (hex) value
i = binbyte / 10; // div	ide by 10 (Least significant digit)
bl = binbyte % 10;	// find remainder
b2 = i % 10;	// middle digit
b3 = i/10;	// most significant digit
PORTB = b1;	
PORTC = b2;	
PORTD = b3;	and the second
1	

6.7 Data Serialization in C

Data serialization is a method by which the data can be transmitted or received bit by bit using a single pin of microcontroller. There are two methods of transferring data serially. They are

- Using the serial port. (i)
- (ii) Serialization i.e. transfer the data one bit at a time and control the sequence of data and spaces between them.

Program 27

Write a C program to send out the value 22H serially one bit at a time via RB0. The LSB should go out first.



6-10

PIC Programming in C



tput

Program 28

Write a C program to send out the value 22 H serially one bit at a time through RC0. The MSB should go out first.

include <p18f458.h></p18f458.h>
define PC0 PORTC bits. RC0
void main (void)
{
unsigned char mybyte $= 0x22$;
unsigned char regMSB ;
unsigned char i ;
regMSB = mybyte;
TRISCbits. TRISC0 = 0 ; // Make RC0 as ou
for $(i = 0; i < 8; i++)$
(
PC0 = (regMSB >> 7) & 0x01
regMSB = regMSB << 1;
}
}
xoaxom 00
royiani za

Write a C program to bring in a byte of data serially one bit at a time via RB0 pin. The MSB should come in first.

# include <p18f458.h></p18f458.h>	
# define PB0 PORTBbits.RB0	
void main (void)	
{	
unsigned char i ;	
unsigned char $ACC = 0$;	
TRISEbits.TRISE $0 = 1$;	// Make RB0 as input
TRISD = 0;	// Make Port D as output
for $(i = 0; i < 8; i++)$	
<pre>////////////////////////////////////</pre>	



Program 30: Write a C program to receive byte serially one bit at a time via RB0 pin. Place the byte on Port D. The LSB should come in first.

# include <p18f458.h></p18f458.h>	
# define PB0 PORTBbits.PB0	
void main (void)	
1	
unsigned char i ;	
unsigned char $ACC = 0$;	
TRISBbits.TRISB = 1;	// Make RBO as input
TRISD = 0;	// Make PortD as output
for $(i = 0; i < 8; i++)$	
{	
ACC = ACC $>> 1$;	
ACC = (PB0 & 0x01) << 7	;
}	
PORTD = ACC;	
}	

6.8 Program ROM Allocation in C

In PIC18 there are two spaces for storing the data. They are as follows :

- The 4KB data RAM space with address range (i) 000 - FFFH. Many PIC18F XX chips have less than 4 KB for the file register data RAM.
- The 2 MB of code (program) space with (ii) addresses of 000000 - 1FFFFFH. This 2 MB space is used for storing programs. Hence, it is directly under the control of program counter (PC). There is one problem in using the program code space for storage of fixed data. The more the code space we use for data, the less is the space left for program code. e.g. : If we use PIC18F252 with 4 KB on chip ROM and we use 1 KB to store look up table only 3 KB is left for program. It can create a problem for some applications. Hence, microchip has added EEPROM memory to PIC microcontroller for data storage.


Fig. 6.8.1 : PIC18 Program ROM space

Fig 6.8.1 shows PIC program ROM space. Table 6.8.1 lists program ROM size for some PIC18FXX family members.

	On chip code ROM (Bytes)	Code Address Bange (Hex)
PIC18F2220	4 KB	00000 - 00FFF
PIC18F2410	16 KB	00000 - 03FFF
PIC18F458/4580	32 KB	00000 - 07FFF
PIC18F6680	64 KB	00000 - 0FFFF
PIC18F8722	128 KB	00000 - 1FFFF

Table 6.8.1

6.8.1 Allocating Program Space to Data

In C18 example we have studied, the byte size variables are stored in the data RAM. To make the C compiler use program (code) ROM space for fixed data, we use the codeword rom as shown below :

rom char mydat [] = "Holiday"

; // Use code space for data

rom char dat 1 = 2, data 2 = 3;

// Use code space for data

6.8.2 NEAR and FAR for Code

- PIC18 has a maximum of 2 MB of on-chip program ROM space although there are exceptions e.g. some PIC18 chips come with 4 KB and 128 KB of program ROM.
- Inorder to make efficient use of the code space, the C compiler uses near and far storage qualifiers.
- The near qualifier tells that a program memory data variable is placed in the first 64 KB of program ROM. While a far qualifier indicates

that the data variable in program ROM can be placed anywhere in 2 MB ROM space. In our programs far qualifier is the default qualifier. Hence we need not specify it.

Table 6.8.2 : Near and far usage for ROM

Storage qualifier	ROM
Near	In program space of 0000 - FFFFH (64 kB)
Far	In program space of 000000 - 1FFFFFH (2 MB)

e.g. near rom const char mydat [] ="Timepass"; // program ROM data

far rom const chardat1 [] = "Hello";

// program ROM data

6.8.3 Pragma and Allocating a Fixed Address to Data and Code

- Data or code can be placed at a specific ROM address using the ORG directive.
- In C programming we use #pragma section directive to do the same thing "section" is part of an application (code or data) that can be assigned a specific memory location.
- For on-chip ROM program memory we have two alternatives
 - (i) code (ii) ROM data

The #pragma code directive is used for the program code. This is because it has executable instructions. The #pragma ROM data directive is used for fixed data such as look up tables, strings etc.

6.9 Data RAM Allocation in C

- PIC18 family members can have a maximum of 4 KB of data RAM. All family members do not have 4 KB RAM. The data RAM size can vary from 256 bytes to 4096 bytes depending on the microcontroller chip that is used.
- PIC18 family members have atleast one bank of RAM. This bank is called as the access bank.
- 128 bytes of data RAM are used for SFRs while remaining are used for scratch pad. The C18 compiler allocates the RAM (leaving SFR) to variables and stack used in the program.

e.g. unsigned char i = 2, j = 5;

// Uses data RAM to store data

- We require successive RAM locations for a array elements i.e. the size of array is limited to size of data RAM in a given PIC18 chip.

e.g. unsigned char dat1 = "0123456789"

// Uses RAM space to store data

6-12

PIC Programming in C

7.

7

l

Q

6.9.1 NEAR and FAR for Data

- Near and far are two storage qualifiers that are used by PIC18, C compiler for data RAM allocation.
- They signify which parts of data RAM are to be used for the storing the variables that are declared.
- The keyword near limits the C compiler usage of RAM to the access bank for data declaration. The keyword far puts the complete data RAM at disposal of C compilers.

Table 6.9.1 : Near and far usage for data RAM

Sto qua	orage alifier	RAM
near		in access bank
far	-	anywhere in data RAM file register (default).

- The Table 6.9.1 indicates that programs written for the PIC18 chips with limited data RAM cannot have too many arrays with larger number of elements.
- e.g. near unsigned char dat1[100];

// 100 byte space in RAM

far unsigned char dat2[50];

// 50 byte space in RAM.

6.9.2 Putting Data in a Specific RAM Address

- The MOVLW and MOVWF instructions allow user to place data at a specific RAM address.
- #pragma directive is used for placing the data at a specific RAM address in the C18 compiler.
- There are two alternatives for #pragma when it is used for data RAM.
- (i) i data (initialized data)
 (ii) u data
 (iii) u data
 (iii) They are used by C to assign an explicit address in RAM data.

(uninitialized data)

6.9.3 Overlay Storage Class

- In order to use the data space of PIC18 efficiently the C compiler introduces an overlay storage class.
- It reserves the memory such that two variables can have the same physical address provided that both the variables are not simultaneously active.

unsigned char bina(void)
{
 overlay unsigned char x = 0
 x = x + 1;

return x;

and

e.g.

unsigned char binb(void) { overlay unsigned char y = 0;

y = y + 2;return y;

L Í

- The x and y variables are not active at the same time. The C compiler uses the same physical address location in the file register for both of them.
- If the keyword "overlay" is removed the C compiler allocates different locations to the two variables.
- The C compiler allocates two different physical locations for the variables when the variables are simultaneously active and depend on each other.

unsigned char binc(void)
{
overlay unsigned char x = 0;
x = bind ();
return x;

and

unsigned char bind(void)
{
 overlay unsigned char y = 0;
 y = y + 2;
 return y;
}

In the program the C compiler allocates a different RAM locations to x and y even through we use the keyword overlay. This is because binc calls function bind, both the variables are simultaneously active and depend on each other. Thus, **overlay** is a new storage class that can be applied on different local variables.

000



Timers and its Programming

Syllabus Topic : Timers / Counters

7.1 Timers / Counters

Function and use : The PIC18 family has two to five timers depending on the family member. The timers are called as Timer 0, Timer 1, Timer 2, Timer 3 and Timer 4. They can be used as timers in order to generate a time delay or as counters to count events occurring outside the microcontroller.

When the timer is used as the timer, the PIC18's crystal is used as the frequency source. 1th

 $\frac{1}{4}$ of crystal oscillator frequency is given to the

timer. When the timer is used as counter, it is a pulse outside the circuit that increments the TMRxH and TMRxL registers. Additional registers used in this mode are TCON, TMRxH and TMRxL.

E.g. For Timer 0 the TOCS (timer 0 clock source) bit in the TOCON register decides the source of clock for the timer. If bit=0 then the timer operates as a timer with pulses from OSC1 and OSC2 pins. If bit =1 then the timer operates like a counter and gets the pulses outside from PIC18.

- Timer 0, Timer 2, Timer 3 are 16 bit timers while Timer 2 and Timer 4 are 8 bit timers.
- Timer 2 and Timer 4 use the instruction cycle clock as their clock source while the other timers may use internal or external clock signals as their clock source.

7.2 Prescaling of PIC Timers

SPPU.- May 13

				CO. 274			000200000000000000000000000000000000000
665			10000 (Mark all all all all all all all all all al		and the second	Y. M. Walker Contract of the	CONTRACTOR OF A PROPERTY OF A PARTY
				00 00 00 2 000 2 00 C 7 7 7 8 8	25570570690000000000000000000000000000000		2000 Con 00 Con
	a second second		1947-011-01-07-07-0-10-0-10-0-1	and the second sec	0.000 / 200 X 2	C. 1940 B.	C2 / / / # # # / / * / * / / / / / / / / /
			10 CLANCE 600000000000	V222/V22200 V40000000000000000000000000000000	X - X	(1) A 2000 (200) (200)	
			0.000.000.000.000.0000	and the second sec	Arrited States Area	100 million and 1000 and	COUNTRY AND ANY ADDA AND ADDA
89			and the second second second second	2007-2016 (Real-basis) (C.AA.A.	0.0.00.00 Mar. 0. 2. 0. 0. 2. 0		-863-8-306-2000-000000000000000000000000000000
	······	· · · · · · · · · · · · · · · · · · ·	and the second second second second	107 . 19 . 19 . 19 . 19 . 19 . 19 . 19 . 1	and the second		
	New School and the School and the School School and	Apple 2000-002 (2000) 2010 (2000) 2010 (2000) 2010	5-2-0-50-6253-0-003-942-9400	2417 Contractor Contractor Contractor	1000 - 20 Bar 100 - 20 - 20 - 20 - 20 - 20 - 20 - 20	20.502.000.000.000.000.000	Contract of the second s
				and the second sec	Charles and the second		A CONTRACTOR CONTRACTOR CONTRACTOR
				A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CALL CONTRACTOR IN THE REAL OF		10.975 277 277 277 277 267
10		Contraction of the second second second	Charles and a stand of the second		CONTRACTOR OF CONTRACTOR		THE REPORT OF A DESCRIPTION OF A DESCRIP
			1 1 2 3 1 1 1 1 1 2 1 2 3 1 2 3 1 2 3 2 3	All and a set of the second se			
27						OT A S S DA 1000 -	
25	12 T. AND DESCRIPTION OF A DESCRIPTIO			and a start of the second		***********	

- PIC Timers can be optionally **Pre-scaled**. The timer operates on the input clock signal. The timer counts with reference to the clock input. The system clock is usually running at a very high speed (In MHz range) If the timers are operated with this clock input as it is, they would reach their terminal counts/ overflow very fast.

UNIT - IV

24 WALLER

- In real time in many conditions we need a much slower time base to be calculated / elapsed. To support this PIC optionally allows this system clock to be internally divided by stage (e.g. \div by 2, 4, 8)
- This internal division to slow down the clocking input to the Timers derived from the higher speed system clock, is called as **Pre-Scaling**. The circuit using the fixed, variable or programmable ÷ by stages in order to achieve the pre-scaling, is called as **Pre-Scalar**.
- Timer 0 : Programmable using T0PS2-T0PS0 bits of T0CON register from 1:2 to 1:256
- Timer 1
 : Variable 1:1, 1:2, 1:4, 1:8 configured by T1CKPS1, T1CKPS0 of T1CON Register.
- Timer 2 : Variable 1:1, 1:4, 1:16 configured by T2CKPS1, T2CKPS0 of T2CON Register.
- Timer 3 : Variable 1:1, 1:2, 1:4, 1:8 configured by T3CKPS1, T3CKPS0 of T3CON Register.

7.3 Timer 0

The Timer 0 has the following features :

- 1. Software selectable as an 8-bit or 16-bit timer/counter.
- 2. It is readable and writable.
- 3. Dedicated 8-bit software programmable prescaler.
- 4. Clock source selected can be external or internal.
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode.
 Edge select for external clock.

7.3.1 Timer 0 Block Diagram

SPPU - Dec. 14, May 15

University Question

Q. Explain timer 0 mode and its applications of PIC18XX in detail.

(Dec. 2014, 2 Marks, May 2015, 8 Marks)

Fig. 7.3.1 shows a simplified block diagram of the Timer 0 in 8-bit mode and Fig. 7.3.2 shows a simplified block diagram of the Timer 0 in -16-bit mode.

Set interrupt flag bit TMR0IF on overflow Data bu PSOUT Fig. 7.3.1 : TIMER 0 block diagram in 8-BIT mode Tcy delay) the curr nternal clocks R POUT PSA V ropsz. Topsi. Topso TOCS 0

Timer 0 can be used as a timer or counter.

- Timer 0 operates as a timer if the clock source is from the instruction cycle clock $(1/4)^{\text{th}}$ of the crystal oscillator frequency is fed to the timer.
- If the TOCS bit of TOCON register is set (TOCS = 1), the timer 0 operates like a counter and gets the pulse from TOCKI pin (PORTA.4 or RA.4). Depending on the user selection of rising or falling edge of TOCKI signal the TMROL and TMROH registers are incremented.
- As shown in Fig. 7.3.2, the TMR0H register behaves as a buffer between the internal data bus and TMR0 high byte. When the TMR0L register is read by the microcontroller, the contents of the TMR0 high byte are sent to the TMROH register. When the microcontroller reads the high byte, it is read from TMR0H register.



Т

с 0

The main application of Timer 0 is creating time delays. A wide range of delays can be generated by selecting the prescaler. Another application is measuring the frequency of unknown signal.

Timer modes :

7-2

- Timer 0 can operate in 2 modes.
- (i) 8 bit mode (ii) 16 bit mode
- In the 8 bit mode, values 00 to FFH can be loaded into the TMR0L register. On reaching FFH, it rolls over to 00H setting the TMR0IF flag bit in the INTOCON register.
- In the 16 bit mode, values 0000H to FFFFH can be loaded into the TMROL and TMROH registers.
- Timer 0 can be set in 16-bit mode by clearing the T08BIT in T0CON. Registers TMR0H and TMR0L are used to access the 16-bit timer value.

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8bit mode or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit.

7.3.2 Timer 0 Registers

- TIMER 0 can be accessed as low byte and high byte if used as 16 bit timer. The low byte register is called as TMR0L (timer 0 low byte) and high byte register is called TMR0H (timer 0 high byte). Like the other SFRs both these registers can be accessed.

Size : The registers TMR0L and TMR0H are of 8 bit.



Fig. 7.3.3 : Timer 0 high and low registers

7.3.3 TOCON (Timer 0 Control) Register

Each timer has a control register. It is called TOCON (Timer 0 control) register. Use : It is used for setting different timer operating modes.

Fig. 7.3.4 shows the TOCON register. The TOCON register is a readable and writable register that controls all the aspects of Timer 0, including the prescaler selection.

Size : It is an 8 bit register.

D_7	D_6	D_5	D_4	D_3	D_2	D_1	\mathbf{D}_{0}
TMR0	ON TO8BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7	TMROON :	Timer 0 On	/ Off Com	rol bit			
	1 = Enables	Timer 0			·		
	0 = Stops Ti	mer 0					
bit 6	TO8BIT : Ti	mer 0 8-bit/	16-bit Cor	trol bit		· ·	
	1 = Timer 0	is configure	d as an 8-l	bit timer/o	counter	مىنىرى مىنىر	
•	0 = Timer 0	is configured	l as a 16-l	bit timer/o	ounter		
bit 5	TOCS: Time	er 0 Clock So	ource Sele	ct bit	· · · ·	•	
	1 = Transitio	on on TOCK	/RA4 pin		2000 - 12 - 12 - 12 - 12 - 12 - 12 - 12		анан сайтан с
				(f _{osc})	
	0 = Internal	Instruction	cycle cloc	$k \left(\frac{1}{4} \right)$ from	m crystal oso	cillator	
bit 4	TOSE : Time	er 0 Source I	Edge Selec	t bit			
	1 = Incremen	nt on high-to	-low tran	sition on '	F0CKI pin		
	0 = Incremen	nt on low-to-	high tran	sition on ?	F0CKI pin		
bit 3	PSA: Timer	0 Prescaler	Assignme	ent bit			
	1 = Timer	0 prescale	r is not	assigned.	Timer 0 cl	lock input	bypasses
	prescale	r.			· .		
	0 = Timer	0 prescaler	· is assig	med. Tin	ner 0 clock	input co	mes from
	prescale	r output.					
bit 2-0	. T0PS2 : T0F	S0 : Timer	0 Prescale	er Select b	oits	•	
	111 = 1.256	Prescale.v	alue (f _{osc} /4	4/256)			· · · · ·
	110 = 1 : 128	Prescale v	alue (f _{osc} /4	(/128)			
	101 = 1:64	Prescale v	alue (f _{osc} /4	(64)			х
•	100 = 1:32	Prescale v	alue (f _{osc} /4	/32)	•		• • •
	011 = 1 :16	Prescale v	alue ($f_{osc}/4$	/16)			
	010 = 1:8	Prescale v	alue ($f_{og}/4$	/8)	•		
	001 = 1:4	Prescale v	alue ($f_{oso}/4$	/4)			
	000 = 1:2	Prescale v	alue (f _{osc} /4	/2)			

Fig. 7.3.4 : TOCON (Timer 0 control) Register

7.3.4 TMROIF Flag Bit

The INTCON register has the Timer 0 interrupt flag bit (TMR0IF). When the timer is used as 8 bit, and if the timer reaches its maximum value FFH, it rolls over to 00H and TMR0IF bit is set. When the timer is used as 16 bit timer, once it reaches its maximum value FFFFH, it rolls over to 0000H and TMR0IF flag bit is set. Before loading the Timer 0 registers TMR0L and TMR0H, the TMR0IF bit is observed.

7.4	Timer 1	SPPU -	Dec. 14	, May 15
Univer	sity Question			

Q. Explain timer 1 and its applications of PIC18XX in detail. (Dec. 2014, May 2015, 2 Marks)
 The Timer 1 module timer/counter has the following features :

1. 16-bit timer/counter (two 8-bit registers : TMR1H and TMR1L)

2. Both the registers are Readable and writable.

3. Internal or external clock select

4. Interrupt-on-overflow from FFFFh to 0000h when TMR1IF flag bit goes high.

• D + C + C + C + D + 1 + 1 + 1 + 1

5. Reset from CCP module special event trigger

7.4.1 Timer 1 Block Diagram

Fig. 7.4.1 shows a simplified block diagram of the Timer 1.

- Timer 1 is a 16 bit Timer/counter.
- Timer 1 operates as a 16 bit timer if the clock source is from the instruction cycle clock $(1/4)^{\text{th}}$ of the crystal oscillator frequency is fed to the timer.
- Depending on the external clock signal, the Timer 1 can work as a synchronous counter or asynchronous counter.
- If TMR1CS = 1 in T1CON register, Timer 1 increments on rising edge of external clock input. (RC0/T1OS0/T1CKI).
- If the Timer 1 oscillator is enabled (T1OSCEN = 1 of T1CON), the T1OS0 and T1OS1 provide clock input to the microcontroller. Usually a 32 kHz crystal is connected to T1OS1 and T1OS0 pins. It is mainly utilized for power saving in the sleep mode as the Timer 1 cannot be disabled by the SLEEP instruction. This facilitates the Timer 1 to implement on chip Real Timer clock (RTC).

Timer 1 can work in 16 bit mode only as

- (i) 16 bit timer (ii) Synchronous counter
- (iii) Asynchronous counter





Applications:

- (i) To generate time delays.
- (ii) Frequency measurement
- (iii) Implementing real time clock
- (iv) Generating square waves with certain duty cycles.
- (v) Generate special event trigger in compare mode of CCP module.

7.4.2 Timer 1 Registers

- Timer 1 is a 16 bit Timer. It can be accessed as low byte and high byte. The low byte register is called Timer 1 low byte (TMR1L) register and high byte register is called Timer 1 high byte (TMR1H) register.

Size : Both these registers are of 8 bit.

Mode: Timer 1 operates in 16 bit mode only. It does not support 8 bit mode like Timer 0. Fig. 7.4.2 shows Timer 1 registers.

7-4

Timers and its Programming

University Question

y

в

7-5

TMR1H

TMR1L

$D_{15} \ \, D_{14} \ \, D_{13} \ \, D_{12} \ \, D_{11} \ \, D_{10} \ \, D_{9} \ \, D_{8} \ \, D_{7} \ \, D_{6} \ \, D_{5} \ \, D_{4} \ \, D_{3} \ \, D_{2} \ \, D_{1} \ \, D_{0}$

Fig. 7.4.2 : Timer 1 low and high registers

1,4.3 Timer 1 Control Register (T1CON)

SPPU - Dec. 15

(Dec. 2015, 4 Marks)

					101000000000000000000000000000000000000			2400606.000		2002 M 1017	0.000000000						100 C 10 C 10 C 10 C
			900 Mar 197			100 C 100 C 100 C								CONTROL OF			
													5 72 C C C C C C C C		A. A. OCC. 1990		
			00,002,000			2212020000000			~~~~~		Service S.K.	020402000000		0.200 80003		2011/01/02/02 07:07	
	8.00	22X M 20000 M	0.00 CO CO			CONTRACTOR OF STREET,	A COLUMN A COLUMN	ours costore		CONTRACTOR N		and the second	A set of the set of the	 Control of the second se	Contraction of the second	ALCONTRACTOR (1997)	
		Sec. 2786 202	2010.00		00 B 00 00 00 00 00 00 00 00 00 00 00 00	2000 million and a				en e	0.000.000.00	1. March 201 (1998)					
		A COMO X 192	5789.00			00000 AV 0	er en			12 10 10 10	100000000000000000000000000000000000000	1 C C C C C C C				122012-0220-0	
		100 C C C C C C C C C C C C C C C C C C	L N CON20			1200000 BOURS	1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.				100 B B B B B B B B B B B B B B B B B B	1 C . ()	C 10 10 10 10 10 10		CONTRACTOR OF A DESCRIPTION OF A DESCRIP		
	22.2	COV 2406 SOL	22/2000/00	COMPANY OF COMPANY		1000000000	1.1 COM 100									(2) (A. 9) (A. 1) (A. 1)	/ / · / · · · · · ·
A	- S. S. S.	2010/01/02/2010	3626576			5 C C C C C C C C C C C C C C C C C C C		· · · · · · · · · · · · · · · · · · ·				E10.2 Control 20	2 B B B B B B B B B B B B B B B B B B B			Control 1996 (2019)	
	1444	1 2 0 2 7 V 1 C	22,000,000			A					C	CALCULATION OF A DATA				ALCONDOC DO	

Size : It is an 8 bit register that controls the operation of Timer 1.

- Fig. 7.4.3 shows the Timer 1 Control register. This register controls the operating mode of the Timer 1, and also has the Timer 1 Oscillator Enable bit (T1OSCEN). Timer 1 can be enabled/disabled by setting/clearing control bit, TMR1ON in (T1CON register) shown in Fig. 7.4.3.
- Timer 1 has a prescaler option. It supports factors 1:1, 1:2, 1:4,1:8.

RD16	1	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
		•					· *
bit 7	RD1	6 : 16-bit Re	ad/Write Mo	de Enable bit			
	1 = E	nables regis	ter read/wri	te of Timer 1	in one 16-bi	t operation	
	0 = E	nables regiș	ter read/wri	te of Timer 1	in two 8-bit	operations	
bit 6	Not	used	· .			· · ·	· ·
bit 5-4	T1CI	KPS1:T1CI	KPS0 : Time	r 1 Input Clo	ck Prescale	Select bits	
	11 =	1:8 Prescale	value,				
	10 =	1:4 Prescale	value	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			•
	01 =	1:2 Prescale	value,		19. 		
	00 = 0	1:1 Prescale	value				
bit 3	T108	SCEN: Time	er 1 Oscillato	or Enablé bit			
	$1 = T_{c}$	imer 1 oscill	ator is enabl	ed, 0 = Timer	1 oscillator	is switched	off
bit 2	T1SY	NC : Timer	1 Synchroni	zation	•		
	Whe	n TMR1CS	= 1, Counter	mode synchi	onizes to ex	ternal clock	input
	TISY	NC bit is ign	lored if TMR	1CS = 0			
bit 1	TMR	1CS : Timer	1 Clock Sou	rce Select bit	· · · · ·		
	$1 = E_{2}$	xternal clock	from pin R(C0/T1OSO/T1	CKI (on the	e rising edge	»), ``
	$0 = \ln$	iternal clock	(FOSC/4 fro	m crystal osc	illator).		
bit 0	TMR	1 ON : Time	·1 On bit			1	
	1 = St	arts Timer 1	l ,				
	0 = St	ops Timer 1					

Fig. 7.4.3 : T1CON-Timer 1 Control Register

7.4.4 TMR1IF Flag Bit

The TMR1IF (Timer 1 interrupt flag) bit is in the PIR1 register. Once the Timer 1 reaches its maximum value FFFFH, it rolls over to 0000H and TMR1IF flag is set. Before loading the TMR1 registers TMR1L and TMR1H, the TMR1IF flag is observed.

7.	5	TIMER 2	SPPU - Dec. 14, May 15
Un Q.	ivers	ity Question Explain timer 2 and	its applications of PIC18XX in
_	The feat	Timer 2 modul	e timer has the following
	1.	It is 8-bit timer (TMR2 register)
	2.	It has an 8-bit pe	eriod register called (PR2)
	3.	Both registers an	e readable and writable
	4.	Software program (1:1, 1:4, 1:16)	mmable prescaler
	5.	Software program (1:1 to 1:16)	nmable postscaler
	6.	Interrupt on TM	R2 match of PR2
	7.	SSP mcdule th generating the cl	at uses TMR2 output for ock shifts.

7.5.1 Timer 2 Block Diagram

- Fig. 7.5.1 shows the block diagram of Timer 2. As shown in Fig. 7.5.1 $\frac{f_{osc}}{4}$ is the clock source for

Timer 2. As no external source is used for Timer 2, Timer 2 cannot be used as a counter.

- Timer 2 will increment from 00H till it matches with the value in PR2. The EQ signal will set the TMR2IF flag and TMR2 will be reset to 00H. The comparator output is divided by postscale factor.
- The prescaler and postscaler counters are cleared if
 - (i) The device is reset
 - (ii) TMR2 register is written
 - (iii) T2CON register is written.
- Operating mode Timer 2 works as 8 bit timer with clock soruce as the instruction cycle clock.

Applications :

- (i) Generating periodic interrupts.
- (ii) Generating time delays.
- (iii) Generating pulses with variable widths (i.e. generating PWM in CCP module).



7.5.2 Timer 2 Registers and TMR2IF Flag

- Size : Timer 2 has two 8 bit registers called TMR2 and PR2(period register).
- The period register (PR2) can be set to a fixed value. Then the Timer 2 increments till it matches with the value in PR2. This will set the TMR2IF flag. The TMR2 will reset to 0, once the TMR2IF flag is set. TMR2IF flag is part of the PIR1 register.

7.5.3 Timer 2 Control Register (T2CON)

SPPU - Dec. 15

University (Question				
Q. Expl	ain T2CON r	egister i	PIC18F	XXX.	
		<u> </u>	(Dec	2015 4	lorka)
		in a start star Start start star	IDEC.	2013,41	narksj

- Size: It is an 8 bit register that controls the Timer 2 operation.
- Fig. 7.5.2 shows the Timer 2 Control register. Timer 2 can be switched off by clearing control bit TMR2ON
- The prescaler and postscaler selection of Timer 2 are controlled by T2CON register of Timer 2.

	-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	7							
bit7		Not u	ısed					
bit6- 3		FOUTPS3	: TOUTPS0	: Timer 2 (Output Posts	scale Select	bits	
	(0000 = 1:1	Postscale					
	. (0001 = 1:2	Postscale					
		a,						
	•							
	1	111 = 1:1	6 Postscale					•
bit2		TMR	20N : Time	er 2 On bit				
	1	= Start Ti	mer 2,					
	. () = Stop Tin	ner 2					
bit1-0	.]	2CKPS1:	T2CKPS0	Timer 2 Cl	ock Prescal	e Select bits	5	
	· C	0 = Prescal	er is 1,	· · ·				
	0	1 = Prescla	er is 4,				•	
	1	x = Prescal	er is 16					

Fig. 7.5.2 : Timer 2 control register (T2CON)

7.6 Timer 3

 SPPU - Dec. 14, May 15

 University Question
 (Dec. 2014, 2 Marks, May 2015, 8 Marks)

 •
 The Timer 3 timer/counter has the following features:

 1.
 Timer 3 is a 16-bit timer/counter. It has two 8-bit registers: TMR3H and TMR3L

 2.
 Both registers are readable and writable

3. It has internal or external clock select

4. It has a software programmable prescaler (1:1, 1:2, 1:4, 8, 1:16)

5. It supports Interrupt-on-overflow from FFFFh to 0000h

6. It can be reset by a module trigger from CCP1/ECCP1.

7.6.1 Timer 3 Block Diagram

Fig. 7.6.1 shows the block diagram of Timer 3. It is a 16 bit Timer. After the timer reaches its maximum value FFFF it rolls over to 0000H and TMR3IF (Timer 3 interrupt flag) is set. TMR3IF flag bit is present in the PIR2 register of the PIC microcontroller.

- Timer 3 can be operated in 3 modes.

- (i) 16 bit Timer.
- (ii) Synchronous counter
- (iii) Asynchronous counter.
- Timer 3 operates as a timer if the clock source is from the internal clock source.
- Timer 3 operates as counter if the clock source is T1CKI/RC0 or crystal oscillator connected to T1OS0 and T1OS1.

Applications :

- (i) To generate time delays.
- (ii) Frequency measurement
- (iii) Implementing RTC.
- (iv) Generate special event trigger in compare mode of CCP module.
- (v) Generate square waves with variable duty cycles.



6

7

E)

Fi

ΡI

as

(a

S

рı

(8

Т

(}

T

((

Γ

7

5

E

77 TN

Fig. 7.6.1 : Block diagram of Timer 3

7.6.2 Timer 3 Control Register (T3CON)

Size: T3CON register is of 8 bit

Fig. 7.6.2 shows the Timer 3 Control (T3CON) register. This register controls the operating mode of the Timer 3 module and sets the CCP1 and ECCP1 clock source.

	RD16 T3CCP2 T3CKPS1 T3CKPS9 T3CCP1 T3SYNC TMR3CS TMR3ON
<u>20098</u>	bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
bit 7	RD16 : 16-bit Read/Write Mode Enable bit
	1 = Enables register read/write of Timer 3 in one 16-bit operation
	0 = Enables register read/write of Timer 3 in two 8-bit operations.
bit 6-3	T3CCP2 : T3CCP1 : Timer 3 and Timer 1 to CCP Enable bits
	1x = Timer 3 is the clock source for compare/capture CCP module.
	01 = Timer 3 is the clock source for compare/capture of CCP2.
	Timer 1 is the clock source for compare/capture of CCP1
	00 = Timer 1 is the clock source for compare/capture of CCP.
bit 5-4	T3CKPS1 : T3CKPS0 : Timer 3 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value
	01 = 1:2 Prescale value
	00 = 1: 1 Prescale value
bit 2	T3SYNC : Timer 3 External Clock Input Synchronization Control bit
	(Not usable if the system clock comes from Timer 1/Timer 3).
	When TMR3CS = 1
•	1 = Do not synchronize external clock input
	0 = Synchronize external clock input
	When $\mathbf{TMR3CS} = 0$:
	This bit is ignored. Timer 3 uses the internal clock when $TMR3CS = 0$.
bit 1	TMR3CS : Timer 3 Clock Source Select bit
	1 = External clock input from Timer 1 oscillator (T1OS1) or T1CKI
· ·	(on the rising edge after the first falling edge)
	0 = Internal clock (FOSC/4)
bit 0	TMR3ON : Timer 3 On bit
	1 = Starts Timer 3
	0 = Stops Timer 3

Fig. 7.6.2 : Timer 3 control register (T3CON)

7-9



. . .

Ex. 7.7.3

prescaler to generated the delay.

Write a C18 program to toggle all the bits of PORTC

continuously with some delay. Use Timer 0, 16 bit mode, no

Assuming XTAL = 10 MHz, write a program to generate a square wave of 2 KHz on port B.5.

Soin. :

We need to generate a square wave of 2 KHz on pin RB5.

Timers and its Programming



Ex. 7.7.4

Write a C18 program to toggle RB5 continuously every 50 ms. Use Timer 0, 16 bit mode, 1 : 4 prescaler to create the delay. Let XTAL = 10 MHz.

Soln.:

XTAL = 10 MHzPrescaler = 1:4 $\frac{f_{osc}}{4} \times \frac{1}{4} = 0.625 \text{ MHz}$ Timer clock frequency = \therefore Timer clock period = 1.6 µs To get delay of 50 msec, 50 msec 312501.6 µsec Count = $65536 - 31250 = (34286)_{10} = (85EE)_{H}$ \therefore TMR0H = 85H TMROL = EEHProgram : #include<P18F4580.h> void delay (void); # define bit 5 PORTBbits.RB5 void main (void) ł

TRISBbits.TRISB5 = 0 ; // RB5 = 0 i.e. output pin. while (1)

Ex. 7.7.5

A switch is connected to pin PORTC.4. Write a C18 program to monitor the switch and create the following frequencies on pin PORTC 0.

SW = 0 : 500 Hz

SW = 1 : 750 Hz

Use Timer 0 with prescaler 1 : 64. Assume XTAL = 10 MHz. Soln. :

$$XTAL = 10 MHz$$

Prescaler = 1:64

Timer clock frequency = $\frac{f_{osc}}{4} \times \frac{1}{64}$

 $= \frac{10 \text{ MHz}}{4} \times \frac{1}{64} = 39.0625 \text{ KHz}$

 $\therefore \text{ Timer clock period} = \frac{1}{39.0625 \times 10^3}$

$$2.56 imes 10^{-5} ext{ s}$$

Assuming duty cycle 50% ON period is same as off period so it is divided by 2.

For 500 Hz i.e. 2ms,

....

:..

...

$$\frac{2 \text{ ms}}{2.56 \times 10^{-5} \times 2} = 39.0625$$

Count =
$$65536 - 39 = (65497)_{10} = FFD9H$$

$$TMR0H = FFH$$

TMR0L = D9H

For 750 Hz i.e. 1.33 ms

 $\frac{1.33 \text{ ms}}{2.56 \times 10^{-5} \times 2} = 26.041$

:. Count = $65536 - 26.04 = (65510)_{10} = FFE6H$

TMR0H = FFHTMR0L = E6H



=	1:4
= ,	$\frac{8 \text{ MHz}}{4} \times \frac{1}{4} = 0.5 \text{ MHz}.$
=	$\frac{1}{0.5 \text{ MHz}} = 2 \mu \text{s}$
=	50000
=	65536 - 50000
=	$(15536)_{10} = (3CB0)_{H}$
=	3CH
=	ВОН

void delay (void);

void delay ()

include <P18F458.h> # define mybit PORTAbits.RA4 void main (void) { TRISAbits.TRISA4 = 1; // Make RA4 = 1 i.e. input pin. // Make Port D = output TRISD = 0: // Timer 0, 8 bit. TOCON = 0x68; external clock, no prescaler // Initialize count = 0TMROL = 0;while (1) { de { TOCONbits.TMROON = 1 ; // Start Timer 0



PIC 18F1220	18 Pin	2	Port A, Port B
PIC 18F2220	28 Pin	3	Port A, Port B, Port C
PIC 18F458	40 Pin	5	Port A, Port B, Port C, Port D, Port E
PIC 18F6525	64 Pin	9	Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H, Port J
PIC 18F8525	80 Pin	11	Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H, Port J, Port K, Port L

PIC 18F458 is a 40 pin IC having 5 1/0 ports viz. Port A, Port B, Port C, Port D and Port E.

13	Port	Address
	PORT A	F80H
	PORT B	F81H
	PORT C	F82H
	PORT D	F83H
	PORT E	F84H
	LATA	F89H
	LATB	F8AH
	LATC	F8BH
	LATD	F8CH
	LATE	F8DH
	TRISA	F92H
	TRISB	F93H
	TRISC	F94H
	TRISD	F95H
-	TRISE	F96H

8.2 TRIS Register

- The PIC 18F458 Ports A-E can be used as input ports or output ports.

Use: The SFR TRISx is used for **configuring** a PIC 18F458 **port as input or output port**. Eg. To make a port as input port we need to write 1s to the TRISx register and to make a port as output port we need to write 0s to the TRISx register.

- All the PIC 18F458 ports have values FFH on reset i.e. on reset all the ports are configured as input ports.

8.2.1 Reading a Pin WhenTRISx = 1 (Input)

We know that to make a port an input, we need to write a 1 into the TRISx register. Fig. 8.2.1 shows reading a 0 from a PIC18 pin and Fig. 8.2.2 shows reading a 1 from the PIC18 pin when TRIS = 1.
 Fig. 8.2.1 shows the structure of a PIC18 port along with its components.



Fig. 8.2.1 : Reading a 0 from PIC18 port 1 pin

I/O Port Programming



Fig. 8.2.2 : Reading a 1 from PIC18 port pin

The sequence of events while reading at the port pin are as follows :

Step	·I :	Write a 1 on the TRIS Latch. This will make its Q output high i.e. 1 and \overline{Q} output will be low.		
Step II : Step III :		As $Q = 1$, the P transistor will turn off and as $\overline{Q} = 0$, transistor N will turn off. As bo transistors are off, they will block the path towards V_{DD} or ground and the input sign passes to the buffer. Thus, while reading the data from input port we are reading the data at that pin.		
Note	:			
While	e reading (data from the input port there are two possibilities.		
(i)	Some in	structions read the status of internal latch referred as LATx.		
(ii)	Some in different	structions read the status of input port pin. Hence, to avoid errors in programming we must be able to ate between the two instruction possibilities.		
-	The inst	ructions that read the status of input port are as follows :		

(i) MOVFW PORTX (ii) BTFSS f, b (iii) BTFSC f, b (iv) TSTFSZ f (v) CPFSEQ f

8.2.2 Writing to a Pin When TRISx = 0 (Output)

We know that for making a port an output port we need to write a 0 into the TRISx register of PIC18F458. Fig. 8.2.3 shows writing a 0 to PIC 18 pin. The sequence of events while writing data on the port pin are as follows:

Step I : Write a 0 on the data latch. This will make Q = 0 and Q output will be 1.
 Step II : As Q = 1, the P transistor will turn off and N transistor will turn on. As the N transistor is on, it provides a path towards ground to the input pin. Thus, if the programmer tries to read data from the PIC 18 pin, it will receive a low signal.

8-4

I/O Port Programming

8.!

ปท

Q.

Q.

Nu

bic

8.

8.

8

Ŭ Q.

Q.

Ν

bi



Fig. 8.2.3 : Writing a 0 to PIC18 pin

8.3 Reading LATx for PORTS

Use : The LATx SFR is used for read-modify-write operations.

We know that some instructions read the status of internal latch. Such instructions generally read a latch value, do the required operation and rewrite the value back to the port latch. Table 8.3.1 lists these instructions. They are called as Read-write- modify instructions.

	Instruction	Function
1)	ADDWF f, [d[,a]]	Add Wreg and file Reg.
2)	BSF f, b[,a]	Set bit
3)	BCF f, b[,a]	Clear bit of a file register
4)	INCF f, [d,[a]]	Increment
5)	COMF f[d,[a]]	Complement a file register
6)	XORWF f[d,[a]]	Logical exclusive OR WREG and file register
7)	SUBWF f[d,[a]]	Subtract Wreg from file register
.4	Port A	SPPU - Dec 14 May

Table 8.3.1 : Read-write-modify instructions

Port A





Number of pins : Port A is a 7 bit wide bidirectional port with 7 pins RA0 to RA6.

_ The port A pins are multiplexed with the analog to digital converter. Hence, it has alternate functions as listed in Table 8.4.1.

Port Bit	Function
RA0	AN0 / CV _{ref}
RA1	AN1
RA2	AN2 / V _{ref}
RA3	AN3 / V_{ref}^+
RA4	TOCKI
RA5	AN4/SS/LVDIN
RA6	OSC2/CLK0

Port A as Simple Input Port 8.4.1

- When port A is used as simple input port "1" must be written in all the bits of the TRISA register.
- In the following code Port A is configured as an input port by writing 1s to the TRISA register. The data obtained will be stored in RAM location of the file register.

¢,	Microcontrollers (SPPL	J-E&TC)	8-5	
8.4.2	2 Port A as Out	put	1997 - 19	Table 8.
– If	f we write 0's to all ort A will be configu	the bits in TRISA ared as an output	A register, port.	Por
8.5	Port B	SPPU - Dec.	14, May 16	
Unive	ersity Questions			R
Q.	Explain port B of PIC	D18FXXX.		R
		(Dec. 2014,	8 Marks)	R
Q.	Explain function of p	ort B of PIC in detail.	and the second second	R
		(May 2016,	8 Marks)	R
Num	ber of pins :	Port B is a	n 8 bit	D

 In order to minimize the pins, the PIC18 Port B pins are multiplexed to some other functions. Table 8.5.1 lists the alternate functions of port B.

bidirectional port with 8 pins RB0-RB7.

Table 8.5.1 : Port B alternate functions

Port Bit	Function
RB0	INTO
RB1	INT1
RB2	INT2 / CANTX
RB3	CANRX
RB4	1997 - 1977
RB5	PGM
RB6	PGC
RB7	PGD

8.5.1 Port B as Input Port

 When port B is used as a simple input port "1" must be written in the TRISB register

8.5.2 Port B as Output

- If we write 0's to all the bits in the TRISB register, Port B will be configured as an output port.

Port C	SPPU - Dec. 14, May 16
ity Questions	
Explain port C of P	IC18FXXX.
	(Dec. 2014, 8 Marks)
Explain function of	port C of PIC in detail.
	Port C ity Questions Explain port C of P Explain function of

Number of pins : Port C is an 8 bit wide bidirectional port with 8 pins RC0-RC7.

Table 8.6.1 lists the alternate functions of port C.

Port Bit	Function
RC0	T10S0/T1CK1
RC1	T10SI
RC2	CCP1
RC3	SCK/SCL
RC4	SDI/SDA
RC5	SDO
RC6	TX/CK
RC7	RX / DT

8.6.1 Port C as Input

- When port C is used an input port "1" must be written in all the bits of TRISC register

8.6.2 Port C as Output

- If we write 0's to all the bits in the TRISC register, port C will be configured as an output port.

8.7 Port D

Q.

SPPU - Dec. 14, May 16

University Questions

Q. Explain port D of PIC18FXXX.

(Dec. 2014, 8 Marks)

Explain function of port D of PIC in detail.

(May 2016, 8 Marks)

Númber of pins : PORT D is an 8 bit bidirectional port with 8 pins RD0-RD7.

Table 8.7.1 lists the alternate functions of PORT D

Table 8.7.1 : Port D alternate functions

Port Bit	Function
RD0	PSP0/C1IN+
RD1	PSP1/C1IN-
RD2	PSP2 / C2IN+
RD3	PSP3/C2IN-
RD4	PSP4/ECCP1/P1A
RD5	PSP5/P1B
RD6	PSP6/P1C
RD7	PSP7/P1D

8.7.1 Port D as Input

When Port D is used as input port a "1" must be written to all the bits in the TRISD register.

8.7.2 Port D as Output

 If we write 0's to all the bits in the TRISD register, Port D will be configured as an output port.

8.8 Port E

SPPU - Dec. 14, May 16

University Questions Q. Explain port E of PIC18FXXX. (Dec. 2014, 8 Marks) Q. Explain function of port E of PIC in detail. (May 2016, 3 Marks)

Number of pins : Port E is a 3-bit wide, bidirectional port. Port E has three pins (RE0/AN5/RD, RE1/AN6/WR/C1OUT and RE2/AN7/CS/C2OUT) which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

- Read-modify-write operations on the LATx register, read and write the latched output value for Port E. The corresponding Data Direction register for the port is TRISE.
- Setting a TRISE bit (= 1) will make the corresponding Port E pin an input (i.e., put the corresponding output driver in a high-impedance mode).
- Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).
- The TRISE register also controls the operation of the Parallel Slave Port through the control bits in the upper half of the register. When the Parallel Slave Port is active, the Port E pins function as its control inputs.

8.9 Port Status Upon Reset

- All the PIC18F458 ports have value FF H on their TRIS register on reset. i.e. all the ports are configured as input ports on Reset. Table 8.9.1 gives the Reset values of TRIS registers for PIC18F458.

Table 8.9.1 : Reset value of TRIS registers for PIC18

Register	Reset Value (Binary)
TRIS A	1111111
TRIS B	1111111
TRIS C	11111111
TRIS D	11111111

Program 1

Write a C18 program to toggle all the bits of port C continuously.

I/O Port Programming

```
#include <P18F458.h >
void main (void)
{
```

TRISC = 0 // Make Port C as output port for (; ;) // repeat forever { PORTC = 0x55 ; // 0x indicates data is in hex (binary) PORTC = 0xAA ; }

Program 2

Write a C program to toggle all the bits of Port D continuously.

# i voie	nclude < P18F458 d main (void)	3.h>
{	TRISD = 0;	// Make Port D an output port
	for (; ;) {	
	PORTD = 0x55 $PORTD = 0xAA$; (;
}	1	

Program 3

Write a C program to toggle all bits of Port A 10,000 times.



Program 4 SPPU- Dec. 2013, 4 Marks

Write a C program to toggle all the bits of Port A continuously with a 250 ms delay. Assume that the system is PIC18F458 with XTAL = 10 MHz.



8-6

-70

}

ł

ì

Delay (250); PORTA = 0xAA : Delay (250); } void Delay (unsigned int xtime)

unsigned int i ; unsigned char j; for (i = 0; i < xtime; i + +)for (j = 0; j < 165; j + +);

When we use functions like DELAY in the C program we need to know following points :

(i) Before the main function, the declaration : void Delay (unsigned int)

> will tell the compiler that there will be a function called DELAY. It is called function prototype.

(ii) The functions are generally defined immediately after the main program ends as in program 4. The first line of function declaration must be exactly same as its function prototype.

Program 5 SPPU - May 2014, 8 Marks

Write a C program to toggle all bits of Ports B, C, D continuously with a 250 ms delay. Assume XTAL = 10 MHz.

```
# include <P18F458.h>
void Delay (unsigned int) ;
void main (void)
{ •
     TRISB = 0:
     TRISC = 0;
                     Make Ports A, B, C and D as
     TRISD = 0;
                       output ports forever
while (1)
     {
        PORTB = 0x55; // Toggle ports A, B, C, D
        PORTC = 0x55:
        PORTD = 0x55:
        Delay (250);
        PORTB = 0xAA;
        PORTC = 0xAA;
        PORTD = 0xAA;
        Delay (250);
    3
}
void Delay (unsigned int xtime).
ł
    unsigned int i;
    unsigned char j;
    for (i = 0; i < xtime; i + +)
    for (j = 0; j < 165; j + +);
```

I/O Port Programming



- Whenever more than one I/O devices are connected to a microcontroller based system, any one of I/O devices can ask service at a given time. There are two methods in which the microcontroller can service the I/O devices. One method is to use the **polling routine**, while the other uses **interrupt method**.
- In the polling routine the microcontroller checks if any of the I/O devices needs service.
- The polling routine is a simple program that checks the status of the I/O devices and if the condition is satisfied, it provides service. e.g. let us assume that the polling routine is servicing the I/O ports in sequence. Initially the polling routine will transfer the status of port A to the WREG register. It then checks the contents of WREG register to determine if the service request bit is set. If the bit is set then I/O port 1 service routine is called, otherwise the polling routine will move forward to check if port B is requesting service. On completion of service to port A, the polling routine will test port B. The process is repeated till all the ports are tested and offered service. After completion of the polling routine, the microprocessor will continue the program execution.
- However, the **drawback of the polling routine** is that it can assign priority to the I/O devices as they are checked one after the other, secondly, it wastes the time by polling for devices that don't require service.
- Another method that allows the microcontroller to stop with the execution of the current program and give service to the I/O devices is called as **interrupt**.

Definition : An **interrupt** is an external asynchronous input that informs the microcontroller to the complete the instruction that it is currently executing and fetch a new routine inorder to offer service to the I/O device. Once the I/O device is serviced, the microcontroller will continue with the execution of the program from where it was interrupted.



Þ

Ste

Nc

Q_

U

Q

Q

Th

(i)

(ii

(ii

(ŕ

(v

(7

(v

Microcontrollers (SPPU-E&TC)	9-2		Interrupt Structure of PIC18F
Step II : The m status Step III : The m locatio interr vector interr	icrocontroller saves the cu of all the interrupts inter icrocontroller jumps to a in in the memory called upt vector table. The inter table holds the address upt service routine (ISR).	Irrent nally. fixed ed as errupt of the	Vector location 0x0008	al Interrupt Enable)
Step IV : The maddress table. the I instru RETF Step V : On instru return was in fetches counte microo main p	nicrocontroller jumps to so of ISR from interrupt of The microcontroller exe SR till it reaches the ction of the subrouting IE (return from interrupt receiving the RE ction, the microcont s to the main program whi terrupted. The microcont s the address of pro- r from the stack. ontroller then executes program from that address	by the vector ecutes last e i.e. exit). TTFIE roller here it roller ogram The s the s.	TMROIF TMROIF TMROIF INTOIF INTOIF INTOIF INTOIF INTOIF	eripheral for the rupt Enable) (Glot Peripheral Interrupt Enable) (Fig. 9.4.1 : PIC18 interrupts
Note : Step V is the c modifying the number of pus Syilabus Top (Legacy and	ritical role of the stack. Hence contents of stack in the IS hes and pops must be equal. ic : Interrupt Structur Priority Mode) of PIC with SFRs	re c c	e PIC18FXX8 device rces. Every interrup per a low priofity of interrupts are assign controlling the inte	s have multiple interrupt of source can be assigned r high priority. On reset ned a high priority.
9.4 Interrup (Legacy of PIC w	ot Structure and Priority Mode vith SFRs	e)	. RCON INTCON	
University Questions Q. Explain interrupt Q. Draw and PIC18FXXX mi The PIC18 interrupt (i) (i) Reset. (ii) Timer 0 (TM Timer 2 ((TMR3IF) interrupt) (iii) External has INT1 and IN (iv) Serial comm and RCIF. (v) PORTB – chas	SPPU = Dec. 15; I of structure of PIC18FXXX. (Dec. 2015, 8 I explain interrupt structure crocontroller. (Dec. 2016, 6 I s are : IR0IF), Timer 1 (TMR TMR2IF) and Time errupt. urdware interrupts I [2. unication interrupts]	Varks) a for Varks) b for Varks) - It is files the allo tak the NTO, IXIF (a	. INTCON3 . PIR1, PIR2, PI . PIE1, PIE2, PI . IPR1, IPR2, IP is recommended that s, supplied with MF symbolic bit names we the assembler/co e care of the placent specified register. rder to control the in errupt has three so consible for : a) The interrupt interrupt event t	R3 E3 R3 at the Microchip header 'LAB® IDE, be used for in these registers. This ompiler to automatically hent of these bits within hterrupt operation, every purces. The sources are flag bit indicates an that took place.

۰.

PIC18F

Interrupt Structure of PIC18F

- The interrupt priority feature is enabled by setting the IPEN bit in the RCON register.
- When interrupt priority is enabled, there are two bits that enable interrupts globally.

9.4.1 Timer Flag Interrupts

When the timer/counter overflows, the corresponding timer flag TMR0IF, TMR1IF, TMR2IF and TMR3IF. The flag is cleared to 0, when the interrupt generates a program call to the timer subroutine in the memory.

9.4.2 Serial Port Interrupts

- The serial port interrupt is generated because of TXIF or RCIF. One interrupt is used for sending the data byte and the other whenever a data byte is received.
- If the TXIE or RCIE flags in the PIE register are enabled when TXIF or RCIF are 1, the PIC18 microcontroller is interrupted and goes to 0008H location for executing the interrupt service routine.

9.4.3 External Hardware Interrupts

- The PIC18 supports three external hardware interrupts. They are INT0, INT1 and INT2. These interrupts are located on pins RB0, RB1 and RB2. They are directed to vector location 0008H.
- These interrupts can be enabled by setting the INTxIE bit in the INTCON and INTCON3 registers.
- On reset, the microcontroller configures these interrupts as positive edge triggered interrupts.

9.4.4 PORT B-Change Interrupts

- The pins RB₄ RB₇ of port B can invoke an interrupt whenever any modifications are detected on the respective pin. The interrupt is called "PORTB-change interrupt".
- These interrupts have a single interrupt flag RBIF in the INTCON register. They can be enabled by the RBIE bit in the INTCON register.
- Even though PORT-B change interrupt can use four port B pins, it is considered to be a single interrupt.
- This interrupt is used mainly for keyboard interfacing.

9.5 Enabling and Disabling an Interrupt

On reset, all the interrupts are disabled. Even if the interrupts are activated they will not be responded by the microcontroller on reset.

- These interrupts need to activated by software so that the microcontroller can service the interrupts.
- The interrupts can be enabled or disabled by modifying the GIE bit in the INTCON register.
- Size: Fig. 9.5.1 shows the INTCON register. It is a 8 bit addressable register. It contains GIE bit, that disables all the interrupts at once.

D ₇	D ₆		D ₅	D ₄	D_3	D_2	D ₁	Do
GIE	PEIE	T	MROLE	INTOIE				

GIE (Global Interrupt Enable)

- If GIE = 1, interrupts are enabled. Every interrupt source is enabled by setting the respective interrupt enable bit.
- If GIE = 0, all interrupts are disabled, and none of them will be acknowledged.

TMR0IE : Timer 0 interrupt enable

- If TMR0IE = 0 Disable Timer 0 overflow interrupt
- TMR0IE = 1 Enable Timer 0 overflow interrupt
- INTOIE : External Interrupt 0 enable or disable
 - INTOLE = 0 Disable external interrupt zero
 - INTOIE = 1 Enable external interrupt 0

Fig. 9.5.1 : INTCON (interrupt control) register

- For servicing an interrupt, the IE (interrupt enable) flag bit for that interrupt must be set with the GIE bit.
- After the interrupt is activated the GIE bit is cleared. This ensures that the microcontroller will not service any other interrupt.
- After servicing the interrupt, the RETFIE instruction will activate the GIE bit, so that microcontroller can service other interrupts also.
- The PEIE (Peripheral Interrupts Enable) bit must also be enabled if peripherals like Timers, Serial port etc. are used.

9.6 Steps in Enabling an Interrupt

- To enable an interrupt the following steps are to be considered :

Step I :	Set the GIE bit of INTCON to enable
	interrupts.
Step II :	Set the corresponding IE (interrupt
	enable) bit for that interrupt e.g.
1	INTOIE will enable external
	interrupt 0. If the GIE bit is not set,
	then no interrupt will be responded
	even if the bit in the INTCON
	register is set.

9.

Ste

ke

7

¥

9

#

P	Microcor	ntrollers	(SPPU	-E&TC)	
			N		

	9-4
Step III : Set the PEIE bit for peripheral interrupts like TMR0IF, TMR1IF, TMR2IF, TXIF. The GIE bit must also be set.	r J O
	ני
9.7 PIC18 Interrupt	i
Programming in C Using	b
C18 Compiler	Tabl
 The C18 compiler uses the #pragma directive to place code at a particular ROM address. For transferring control to the ISR we need to 	Ti Tin Tin
use assembly language instruction GOTO, because the C18 compiler does not place ISR at the interrupt vector table automatically. It is	Ex. 9
done as :	Write
<pre>#pragma code hi_priori = 0x0008</pre>	Timer Soln.
void hi_priori (void) {	The p
COTO high jer	is 50
endasm	250 µ
}	-
#pragma code //end code	· 13
To compute the interrupt source we are	
directed from location 0008H to other program using	
# an one interrupt as follows .	
<pre>void high_isr (void) { </pre>	
Syllabus Topic : Use of Timers with Interrupts	:. Co
9.8 Use of Timers with Interrupts	C18 F
- The Timer 0, Timer 1, Timer 2 and Timer 3 interrupts are generated by TMR0IF, TMR1IF, TMR2IF and TMR3IF. These bits are set by rollover in the respective Timer registers.	#ind #de void
- When a timer interrupt is generated, the flag that generated it, is cleared by the on chip hardware when the interrupt service routine is vectored.	#pri void {
- In earlier chapters, we have seen the use of Timers 0, 1, 2 and 3 with the polling method. The TMRxIF flag is set whenever the timer rolls over.	
- In the polling method TMRxIF flag is monitored and the user has to wait till the TMRxIF flag is	

activated. This is the main drawback of the

polling method.

This drawback can be overcome by the interrupt method. If the timer interrupt is set, then the **FMRxIF** flag is set whenever the timer is rolled over and the PIC microcontroller is interrupted. Thus, PIC18 can perform any operation till it is nterrupted. Upon interruption, the PIC18 is ousy executing the interrupt service routine.

e 9.8.1 : Timer interrupt flag bits and their registers

Timer	Enable bit	Register	Interrupt flag bit	Register
Timer 0	TMROIE	INTCON	TMR0IF	INTCON
Timer 1	TMR1IE	PIE 1	TMR1IF	PIR1
Timer 2	TMR2IE	PIE 1	TMR2IF	PIR1
Timer 3	TMR3IE	PIE 2	TMR3IF	PIR3

8.1 Lab assignment

a program to generate square wave 2 KHz with 0 on pin PORTB.5 with interrupt.

ŝ

period of square wave = $\frac{1}{2 \text{ KHz}}$ = 500 µs

Let us assume the duty cycle of square wave 0%. Hence, the square wave will be high for is and low for 250 µs.

Let XTAL = 10 MHz.
Timer clock frequency =
$$\frac{f_{osc}}{4} = \frac{10 \text{ MHz}}{4} = 2.5 \text{ MHz}$$

Timer clock period = $\frac{1}{2.5 \text{ MHz}}$
= 0.4 µs i.e. counter will
count up every 0.4 µs.
 $\therefore \frac{250 \text{ µs}}{0.4 \text{ µs}} = 625$
Count = $65536 - 625 = (64911)_{10} = \text{FDF8H}$
 $\therefore \text{ TMR0H} = \text{FDH}$
 $\therefore \text{ TMR0L} = \text{F8H}$

Program :

clude <P18F4580.h> fine mybit PORTBbits.RB5 Timer 0 ISR (void); igma interrupt my isr my_isr (void) if (INTCONbits.TMR0IF = = 1) // if Timer 0 caused interrupt execute Timer 0 ISR Timer 0 ISR (); #pragma code hipriori int = 0x08 // high priority interrupt void hipriori int (void) { asm GOTO my isr

9-5

Interrupt Structure of PIC18F



Ex. 9.8.2

Write a program to generate frequencies of 2 KHz and 10 KHz on pins RB3 and RB4 respectively. Assume crystal frequency = 10 MHz.

Soin. :

Timer clock frequency = $\frac{f_{osc}}{4} = \frac{10 \text{ MHz}}{4} = 2.5 \text{ MHz}$ Timer clock period = $\frac{1}{2.5 \text{ MHz}} = 0.4 \mu \text{sec}$

For 10 KHz (period = 0.1 msec)

 \therefore On period is 0.05 msec and off period is 0.05 msec, assuming 50% duty cycle.

 $\therefore \frac{0.05 \text{ msec}}{0.4 \mu \text{sec}} = 125$ Count = $65536 - 125 = (65411)_{10} = \text{FF83H}$ $\therefore \text{ TMR1H} = \text{FFH}$ TMR0L = 83HFor 2 KHz (period = 0.5 msec) $\therefore \text{ On period is } 0.25 \text{ msec and off period is } 0.25 \text{ msec, assuming } 50\% \text{ duty cycle.}$

$$\therefore \frac{0.25 \text{ msec}}{0.4 \text{ }\mu\text{sec}} = 625$$

$$\therefore \text{ Count} = 65536 - 625 = (64911)_{10} = \text{FD8FH}$$

$$\therefore \text{ TMR0H} = \text{FDH}$$

$$\text{TMR0L} = 8\text{FH}$$

Program : # include <P18F4850.h> # define PB3 PORTBbits.RB3 #define PB4 PORTBbits.RB4 void Timer 0 ISR (void); void Timer 1 ISR (void); #pragma interrupt my isr .// high priority interrupt void my isr (void) 4 if (INTCONbits.TMR0IF = = 1) // if Timer 0 caused interrupt TimerO ISR (); // execute Timer 0 ISR. if (PIRbits.TMR1IF = = 1) // Else if Timer 1 caused interrupt Timer1 (ISR); //execute Timer 1 ISR. #pragma code hi priori = 0x08 // high priority interrupt void hi priori (void) asm GOTO my isr _endasm # pragma code void main (void) TRISBbits.TRISB3 = 0; // Make RB3 an output TRISBbits.TRISB4 = 0; // Make RB4 an output TOCON = 0x08; // Timer 0, 16 bit mode, no prescaler TMROH = OxFDH; // Load TMR0H -TMROL = 0x8FH; //Load TMR0L T1CON = 0x88;// Timer 1, 16 bit mode, no prescaler // Load TMR1H TMR1H = 0xFF; TMR1L = 0x83; // Load TMR1L INTCONDits. TMROIF = 0: //Clear Timer 0 interrupt flag PIR1bits.TMR11F = 0; // Clear Timer 1 interrupt flag INTCONSits.TMR0IE = 1; // Enable Timer 0 interrupt PIE1bits.TMR1IE = 1; // Enable Timer 1 interrupt TOCONbits.TMR0ON = 1; //Start Timer 0 T1CONbits.TMR1ON = 1; // Start Timer 1 INTCONDits. PEIE = 1; // Activate all peripheral interrupts INTCONbits.GIE = 1; // Clobally enable all interrupts // keep looping till interrupt is while (1); recognized

S

Interrupt Structure of PIC18F



Ex. 9.8.3

Write a program that displays a value of 'Y' at port C and 'N' at Port D. It also generates a square wave of 5 KHz with Timer 1 at port pin RB6. Use XTAL = 10 MHz.

Soin. : Timer clock frequency = $\frac{10 \text{ MHz}}{4}$ = 2.5 MHz

Timer clock period = $\frac{1}{2.5 \text{ MHz}} = 0.4 \text{ }\mu\text{sec}$

For 5 KHz (period = 0.2 msec.)

On period = 0.1 msec, off period = 0.1 msec, assuming 50% duty cycle.

0.1 msec

$$\overline{0.4\,\mu\text{sec}} = 250$$

:. Count = $65536 - 250 = (65286)_{10} = FF06H$

 \therefore TMR1H = FFH

TMR1L = 06H

Program:

# include <p18f458.h></p18f458.h>	
# define PB6 PORTBbits.	RB6
void Timer1_ISR ();	
# pragma interrupt my_ist	•
void my isr (void)	
{	
if (PIR1bits.TMR	11F = = 1)
	// If Timer 1 caused interru
Timerl (ISR);	// execute Timer 1 ISR
}	
#pragma code hi prior	i = 0x08
void hi priori (void)	
{	
35M	
- GOTO my isr	
endasm	
3	
# pragma code	

· // BB6 = output
e Port Can output port
se Port D an output port
xe ron D an output port
e la Timor I na ancoralez
UT ITWDIII
// LOAD IMAIH
// Load IMRIL
// Clear Timer 1 interrupt
; // Enable Timer 1
interrupt
1; // Start Timer 1
; // Enable peripheral
interrupts
//Enable interrupts
globally
o looping till interrupt
cognized.
//Display 'Y' at Port C
//Display 'N' at Port D
//toggle bit RB6
//Load TMR1H
//Load TMR1L
//Clear Timer 1 interrupt

9.9 Programming External Hardware Interrupts

- The PIC18 microcontroller has three external interrupts. They are INT0, INT1 and INT2.
- Whenever they are invoked, the microcontroller gets interrupted. The microcontroller stops the current program execution and jumps to the vector table to provide service to the interrupt.
- The interrupts INT0, INT1 and INT2 are located on pins RB0, RB1 and RB2 of port B. They are directed to vector location 0008H.
- The INTO interrupt can be enabled/disabled using INTOIE bit of INTCON register.
- The INT1 and INT2 interrupts can be enabled and disabled using the INTxIE bits of the INTCON3 register.

- On reset the external hardware interrupts are positive edge triggered interrupts.

Table 9.9.1 : INT0, INT1, INT2 interrupt flag bits and their registers

Interrupt	Interrupt enable bit	Register	Interrupt flag bit	Register
INTO (RBO)	INTOIE	INTCON	INTOIF .	INTCON
INT1 (RB1)	INT1IE	INTCON3	INT1IF	INTCON3
INT2 (RB3)	INT2IE	INTCON3	INT2IF	INTCON3

- Inorder to make the interrupts negative edge triggered we need to program the INTEDGx bits in the INTCON2 register.

D ₇	ට ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do	
	INTEDGO INTED		INTEDG2				2.29 2.29 2.	
INTEDG [*] : External Hardware Interrupt Edge Trigger Bit								
	0 : Interrupt on negative edge 1 : Interrupt on positive edge							

Fig. 9.9.1 : INTCON2 register

- As shown in Fig. 9.9.1 bits D_6 , D_5 and D_4 hold the INTEDG0, INTEDG1, INTEDG2 bits. If bit = 0, the interrupt is negative edge triggered otherwise the interrupt is positive edge triggered.
- On reset all the INTEDGx bits are 1, to indicate positive edge triggered interrupts. To make an interrupt negative edge triggered we need to make the INTEDGx bit of that interrupt low i.e. 0.
- In case of an edge triggered external interrupt, the external source has to hold the request pin high for atleast two instruction cycles and then hold it low for atleast two instruction cycles to ensure that the transition is seen so that the interrupt request flag is set. When the interrupt service routine is called, the INTxIF bits must be cleared to indicate that the interrupt is service and PIC18 microcontroller can respond to another interrupt.
 - Assuming XTAL = 10 MHz
- 1 instruction cycle time = $0.4 \,\mu s = 400 \,ns$
 - For detecting edge triggered interrupts we need two instruction cycles high and two instruction cycles low.



Ex. 9.9.1

Write a C18 program to generate a square wave that is half the frequency of the signal applied at INT0 on pin PORTB.5.

Soln. : Program :

include <P18F4580.h>
define PB5 PORTBbits.RB5
void my_isr (void);
void INTO_ISR(void);
#pragma interrupt my_isr
void my_isr(void)

if (INTCONbits.INTOIF = = 1) //if external hardware interrupt 0 caused interrupt execute INTO ISR.

INTO_ISR();

pragma code hi-priori =0x08

//interrupt location of high priority interrupt void hi_priori (void)

{

pragma code void main (void)

> TRISBbits.TRISB5 = 0; TRISBbits.TRISB0 = 1; INTCONbits.INTOIF = 0;

```
// RB5 = output
// INT0 = input
```

// clear External interrupt 0

INTCONbits.INTOIE = 1;

// Enable External interrupt 0

INTCONbits.GIE = 1;

// Enable all interrupts globally
while(1); // Keep looping till interrupt comes

void INTO ISR (void)

volu mito_ion (von

PB5 = - PB5; // Toggle bit PB5 INTCONbits. INTOIF = 0;

// Clear External interrupt 0 flag

Ex. 9.9.2

Write a C18 program to switch "on" or "off" a LED connected to port B.6 when external interrupt INT1 is activated. Let INT1 be negative edge triggered.

Interrupts

RCIF.

The PIC18 microcontroller has two interrupts

reserved for serial communication TXIF and

9-8

Interrupt Structure of PIC18F

Soln. : Program :		The TXIF	bit in	the PIR1	register is s	et when a	
<pre>Soln.: Program : # include <p18f4580.h> # define PB6 PORTBbits.RB6 void my_isr (void); void Interrupt1_ISR(void) ; # pragma code hi_priori=0x0008 // High priority interrupt location void hi_priori (void) { asm COTO my_isr endasm } # pragma code # pragma code # pragma interrupt my_isr void my_isr (void) { if (INTCON3bits.INT1IF ==1)</p18f4580.h></pre>	 The TXIF bit in the PIRI register is set when a data byte is transmitted and RCIF bit in the PIR1 register is set when a data byte is received. The TXIF (Transfer interrupt) flag is set if the last bit of framed date (i.e. stop bit) is transmitted. It indicates that TXREG register is ready to transmit the next data byte. The RCIF (Received Interrupt) flag is set if a byte is present in the RCREG register. RCIF is set to indicate that the byte needs to be picked up before it is lost by new arriving serial data. All the above concepts are applied equally with polling or interrupts. The difference arises in the manner in which the serial communication interrupts are served. In the polling method, the TXIF or RCIF is monitored. We need to wait till the particular bit is set. In the interrupt method, when the microcontroller is ready to transmit or has received a byte we are notified. Any other task can also be completed while the serial communication is done. If the TXIE or RCIE bit in the PIE1 register is enabled, when the TXIF or RCIF are high the microcontroller gets interrupted. The PIC18 						
<pre>// RB1 i.e. INT1 = input INTCON3bits.INT1IF = 0; // clear External interrupt 1</pre>	Tal	0008H for ble 9.10.1 :	executi Serial F	ng the IS Port interr registers	R. upt flag bits a	nd their	
INTCON3bits.INT11E = 1 ;						-	
// Enable External interrupt 1	Sei	terrupt	Enable	Register	Interrupt flag bit	Register	
// Make INT1 negative edge triggered	- 13	TXIF	TXIE	PIE1	TXIF	PIR1	
INTCONbits.GIE = 1;		RCIF	RCIE	PIE1	RCIF	.PIR1	
<pre>// Enable all interrupts globally while (1); // Keep looping till interrupt is recognized } void Interrupt1_ISR(void) </pre>	Ex. 9 Write serial	.10.1 a C18 prog ly continuo	gram to t usly. Use	ake data fr serial inte	rom Port D and rrupt.	I transfer it	
PB6 = - PB6; // Turn LED on and off	Progr	am:					
INTCON3bits.INT1IF = 0; // Clear External interrupt 1. }	# ir void	nclude <pi my_isr (vo transmit I</pi 	8F458.h id); SR(void):	>			
).10 Programming the Serial Communication	#pr void	agma interi my_isr (vi	upt my_i sid)	sr			

if (PIR1bits.TXIF==1)

//If transmit interrupt execute transmit_ISR

> //High priority interrupt.

transmit_ISR();

}

#pragma code hi_priori = 0x08

Interrupt Structure of PIC18F

void hi_priori (vo	bid)	
{		
_asm		
GOTO	my_isr	
_endasi	m	· · · · · · · · · · · · · · · · · · ·
}		
#pragma code		
void main(void)		
{		
TRISD	$= 0 \mathrm{xFF};$	//Port D = Input.
TRISCI	pits.TRISC6 = 1	0;
		//Make TX pin output pin.
TXSTA	=0x20;	//Enable transmit
SPBRG	; = 15;	//XTAL=10MHz, baud rate = 9600
RCSTA	bits.SPEN = 1	; //Enable serial port
TXSTA	bits.TXEN=1;	//Enable transmit
PIE1bi	ts.TXIE =1;	//Enable transmit
		interrupt.
INTCO	Nbits.PEIE $=$	t; //Enable all peripheral interrupt
INTCO	Nbits, $GIE = 1$;	//Enable all interrupts globally.
while (1); //Ke reco	ep looping till interrupt is gnized.
`}		υ ·
void transmi	t ISR(void)	
{	- •	
TXRE	G = PORTD; se	//Send data from Port B rially to TXREG register.
}		

Ex. 9.10.2

Write a program that continuously read 8 bit data from port D and transmits it serially, while the incoming data from serial port is sent to port B. Let XTAL = 10 MHz and baud rate = 9600

Soln. : Program :

# include <p18f458.h></p18f458.h>	
void my_isr (void);	
void transmit_isr (void);	
void receive_isr (void);	
<pre>#pragma interrupt my_isr</pre>	
void my_isr (void)	
{	
if (PIR1bits.TXIF==1)	// if transmit interrupt,
	execute transmit_isr
transmit_isr();	
if (PIR1bits.RCIF $==1$)	// if receive interrupt,
	execute receive_isr.
receive _isr();	
}	

#pragma code hi_priori =	0x08 // high priority interrupt.
void hi_priori (void)	
{	
_asm	
COTO my_isr	
_endasm ·	
<u>}</u>	
#pragma code	
void main(void)	
-	
TRISD = 0xFF;	//port D = Input.
TRISB = 0x00;	//Port B = Output.
TRISChits.TRISC6 =	0; //Make transmit
	pin = output
TRISChits.TRISC7=	1; //Make receive pin input
TXSTA=0x20;	//Enable transmit
SPBRG = 15;	//Set baud rate = 9600
RCSTAbits.CREN =	1; //Enable receive
RCSTAbits.SPEN =1	; //Enable serial port.
TXSTAbits.TXEN=1	; //Enable transmit
PIE1bits.TXIE =1;	//Enable transmit interrupt.
PIE1bits.RCIE=1;	//Enable receive interrupt
INTCONbits.PEIE =	1; //Enable all peripheral interrupts
INTCONbits.GIE = 1	; //Globally enable all
- 1 A - 1	interrupts
while (1);	
.} .	
void transmit_isr(void)	
TXREG = PORTD;	//Send Port D value serially
1	
void receive isr (void)	
{	
PORTB=RCREC;	// Receive serial data at Port B
ſ	

9.11 Port B-Change Interrupt

- If a change is observed on any of the pins RB4-RB7 of port B, an interrupt is generated. This interrupt is called as **Port B change interrupt**.
- It can be enabled and disabled by the RBIE bit in the INTCON register. RBIF is the port B change interrupt flag bit located in INTCON register.
- Although Port B change interrupt uses four pins, it is considered to be a single interrupt.
- Mostly Port B change interrupt is used for keyboard interfacing.

Microcontrollers (SPPU-E&TC) 9-10 Interrupt Structure of PIC18F Ex. 9.11.1 9.12 Setting the Interrupt Priority A second s Two switches are connected to pins RB6 and RB7 and two The PIC18 microcontroller has only two LEDs are connected to Port D bits RD6 and RD7. Write a interrupt priority levels. program that will change the state of two LEDs depending on They are : the activation of switches. Low priority interrupts : These (i) Soln.: interrupts are directed to vector location **Program**: 00018H # include <P18F458.h> (ii) High priority interrupts : These #define LED1 PORTDbits.RD6 interrupts are directed to vector location #define LED2 PORTDbits.RD7 00008H. void PortBInt ISR(); The addresses 00008H and 00018H are assigned void n.y isr(); to interrupts to make them compatible with the #pragma interrupt my isr earlier PIC microcontrollers. void my isr (void) On reset all the interrupts are assigned high { priority, making it a single priority system. if (INTCONbits.RBIF = = 1) In order to make the system a two priority level //if Port B change interrupt then system we need to set the IPEN bit in the RCON execute PortBInt ISR program register. If IPEN = 1, then the interrupts can be PortBInt ISR(); assigned a low or high priority. On reset, } IPEN = 0 i.e. all interrupts are assigned high #pragma code hi priori = 0x0008 priority. void hi priori (void) By programming the IP bits, we can assign low priority to any interrupt. A low priority { interrupt will be directed to address 00018H. If asm IP bit = 0, interrupt will be assigned low priority GOTO my isr otherwise interrupt will have a high priority. endasm Table 9.12.1 shows the interrupt Flag Bits for } the PIC18 interrupts. #pragma code Table 9.12.1 : Interrupt flag bits for PIC18 and their void main(void) registers { TRISDbits, TRISD6 = 0;//RC6 = outputInterrupt Interrupt Interrupt Interrupt Type of TRISDbits.TRISD7 = 0;//RC7 = output Interrupt enable bit flag bit priority (Register) (Register) (Register) TRISBbits.TRISB6 = 1; //RB6 = 1 i.e. input-TMROIE TMROIP Timer 0 TMR0IF for interrupt (INTCON) (INTCON) (INTCON2) TRISBbits.TRISB7 = 1; //RB7 = 1 i.e. input Timer Interrupts . Timer 1 TMR1/E TMR1IF TMR1IP for interrupt (PIR1) (IPR1) (PIE1) INTCONbits.RBIF = 0; //clear RBIF flag TMR2IE TMR2IF TMR2IP Timer 2 INTCONbits.RBIE = 1; //Enable port B-change (IPR1) (PIE1) (PIR1) interrupt Timer 3 TMR3IE **TMR3IF** TMR3IP INTCONbits.GIE = 1; //Enable all interrupts (PIR3) (IPR2) (PIE2) globally External INT1 INT1IE INT1IF INT1IP //keep looping till interrupt is while (1); (PIE1) (PIR1) (INTCON3) Hardware recognized. Interrupts INT2 INT2IE INT2IF INT2IP (PIE1) (PIR1) (INTCON) void PortBInt_ISR(void) TXIE TXIF TXIP Serial TXIF (PIE1) (PIR1) (IPR1) Communication LED1 = PORTBbits.RB6; // change the state RCIP Interrupts RCIF RCIE RCIF of LEDs 11 (PIE1) (PIR1) (IPR1) LED2 = PORTBbits.RB7;RBIE RBIF RBIP Port B **RB_INT** INTCONbits.RBIF = 0; //] Clear RBIF (INTCON) (INTCON2) (INTCON) Change } Interrupts

9-11

Interrupt Structure of PIC18F

 We are using an instruction that activates the interrupt. This is called as software triggering of the interrupt.

9.15 Interrupt Latency

Definition:

Interrupt Latency is defined as the time from when an interrupt is activated to the time the microcontroller begins executing the code directed at vector address 0008H or 0018H.

- Depending on the type of interrupt and instruction the interrupt latency can be 2 to 4 instruction cycles.

9.16 Fast Context Saving in Task Switching

- In real time operating systems, the system processes one task at a time and completes it before it processes the next task.
- The execution of a task involves the execution of an interrupt service routine. Also while executing the task the access to the CPU resources is very important as the task needs to be completed efficiently and quickly.
- Previously the systems had very few registers. Hence, before executing a new task the programmers had to save the contents of CPU on the stack. This mechanism of saving the contents of CPU before switching to a new task is called as **context saving** or **context switching**.
- The PIC18 microcontroller has many registers. Hence, we need not save the CPU contents on stack.

The FIC18 uses three registers : WREG, BSR and STATUS registers for executing each task. These registers are saved in shadow registers if a high priority interrupt is recognized. At the end of ISR we need to use "RETFIE 0x01" instruction. This is called **fast context saving in task switching** in PIC18 systems.

However, fast context saving is not allowed for interrupts with low priority.

The depth of shadow registers is one. So if two or three high priority interrupts are recognized, only the first ISR will use fast context saving.

000

9.13 Interrupt Inside an Interrupt

interrupts.

- When the PIC18 microcontroller is executing an ISR in order to provide service to an interrupt and if another interrupt is invoked, then in such a case the newly invoked interrupt is a high priority interrupt and only then it can interrupt the previously serviced low priority interrupt. It is an **interrupt inside interrupt** or **nested interrupt**.

Note : INTO is a single priority interrupt. It has high

priority level and is directed to vector location

0008H. Its priority cannot be modified, like other

- A low priority interrupt can be interrupted by a high priority interrupt, but not by any other low priority interrupt.
- All the PIC18 interrupts are latched and kept internally. This allows low priority interrupts to be serviced after the high priority interrupts are being serviced.
- If a low priority interrupt is directed to vector location 0018H, the GIE1 bit in the INTCON register is disabled to indicate that a low priority interrupt is being serviced and all other interrupts will be blocked. After servicing the interrupt the GIEL bit is set to allow another low priority interrupts to be accepted.
- If a high priority interrupt is directed to vector location 0008H, the GIEH bit in the INTCON register is disabled to indicate that interrupt is being serviced. After servicing the interrupt the GIE bit is set to allow other interrupts.
- If two interrupts have the same priority then they will be serviced depending on the sequence in which program checks them in the interrupt vector table.

9.14 Triggering the Interrupt by Software

It is possible to trigger the interrupts by software. By using simple instructions that set the interrupts and cause the microcontroller to jump to the interrupt vector table we can trigger the interrupts.

Eg. BSF INTCON, RBIF will interrupt the PIC18 microcontroller and force it to jump to the interrupt vector table to provide service to the interrupt.

Sy 10. usec micr swit iden

Fi

10.1

C fe

p

I

F

trar mec whe

gen

lab∈ elec

con† righ

appi

10.



Fig. 10.1.1 : Interfacing 8 DIP switches to port C of PIC18F458

Syllabus Topic : Interfacing of Keyboard

10.2 Interfacing of Keyboard

It is a human oriented input peripheral. It is used to input data or program into the microcomputer. It consists of push button type switches. When a key is pressed, the microcontroller identifies key depression and then performs appropriate operation.

10.2.1 Key Switch Mechanism and Key Debouncing

The aim of this mechanism is to generate and transmit a code each time a key is pressed. The mechanism should send one and only proper code, when the key is pressed. Fig. 10.2.1 shows the general operation of a keyboard.

The input keyboard is composed of a set of labeled push button switches. Each switch makes electrical contact when pressed. The nature of the contact should be reliable, have long life and feel right.



switch fluctuates and generates spikes in the signal.

Therefore, it is necessary to debounce the

debouncing. The key debouncing is done through **hardware and software**. Fig. 10.2.2 shows the

This

is called

key

switches.

10.2.2 Hardware Key Debouncing

mechanical

bouncing of key switch.

Fig. 10.2.3 : Hardware key debouncing

When the switch is connected to A, the output of the latch goes high. When the key makes contact with B, the output changes from logic 1 to logic 0. The wiper bounces many times on contact B, but the output does not fluctuate between logic 1 and logic 0. When the wiper is not connected either to A or B, the output of the latch remains constant.

10.2.3 Software Key Debouncing

In the software technique the microcontroller waits for 20 ms before it accepts the key as an input. If after 20 ms the key is pressed the key accepted is by microcontroller. The process of software key debouncing is as shown in Fig. 10.2.4.



Fig. 10.2.4 : Software key debouncing

10.3 Keyboard Interface Circuit

The keyboard is interfaced with microcontroller through input ports. The keyboard consists of mechanical switches. These switches are arranged in non-matrix or matrix form.

10.3.1 Non-matrix Type Keyboard

- In non-matrix type keyboard, the key closure is identified by reading the port data, but it requires many port lines. The number of I/O lines is equal to number of keys. Fig. 10.3.1 shows the interfacing of octal non-matrix type keyboard.
- To identify the key value the following three functions should be performed :
 - (1) Identifying a key closure.
 - (2) Debouncing the key.
 - (3) Encoding the key to an appropriate code like hexadecimal.



n

Fig. 10.3.1 : Non matrix type keyboard

The above three functions can be performed through hardware as well as software. As an example we will see hardware technique for identification of key closure. The interfacing is as shown in Fig. 10.3.2.



Fig. 10.3.2 : Hardware technique of identification

When all keys are open, the output of NAND gate (STB) goes low. When one of the keys is pressed, the output of NAND gate (STB) goes high. The STB is used to identify that the key is pressed. This STB signal can be used to interrupt the microcontroller.

Ex. 10.3.1

Interface a simple keyboard to microcontroller PIC18.

Soln. : Fig. P. 10.3.1 shows how a simple keyboard is interfaced to PIC18 microcontroller.

As shown in Fig. P. 10.3.1 eight keys are connected to PORTB pins. Each port pin gives the status of key that is connected to that pin.

Interfacing of Switches, Keyboard, LED & LCD

otherwise the key is closed.



Fig. P. 10.3.1

Following Table P. 10.3.1 gives the keycodes for keys from PORTB.

	Keycode								
Key	D ₇	D ₆	D ₅	D ₄	Da	D ₂	D ₁	D ₀	
K_1	1	1	1	1	1	1	1	0	
K_2	1	1	1	1	1	1	0	1	
K3	1	1	1	1	1	Ó	1	1	
K_4	1	1	1	1	0	1	1.	1	
K ₅	1.	1	1	0	1	1	1	1	
K ₆	1.	1	0	1	1	1	1	1	
K ₇	1	0	1	1	1	1	1	1	
K ₈	0	1	1	1	1	1	1	1	

Table P. 10.3.1

10.4 Matrix Keyboard Interface

- In a simple keyboard interface one input line is required to interface one key and this increases the number of keys.
- When a large number of keys are to be interfaced, this technique is not useful. Matrix method is used in such cases, so that the number of connections are reduced.
- Fig. 10.4.1 shows 16 keys arranged in 4 rows and 4 columns. No connections are there, when the keys are open.
- If a key is pressed then there is connection between corresponding rows and columns. Such a matrix requires eight lines to complete the connections.

If a pin shows logic 1 then the key is open - If non-matrix type connection is used then 16 lines will be required. So using method reduces the number of connections.





Fig. 10.4.2 : Matrix keyboard connections

Fig. 10.4.2 shows the interfacing of a matrix keyboard, it requires two ports : an input port and an output port. The columns are referred to as scan lines and rows are referred to as return lines.

When a key is pressed, the corresponding row and column are connected i.e. they are shorted. If the output line of a row is high, then it makes the line of a column high and vice versa. The key is recognized by data which is sent on the output port and the input code that is received from the input port. The steps required to identify the pressed key are,

- (i) To identify if any key is pressed or not.
 - All the column lines are made zero by (a) sending low on all the output lines. i.e. all the keys in the keyboard matrix are activated.
 - Read the status of rows i.e. return (b) lines. If the status of all lines is logic high, the key is not pressed. Otherwise if the status of all lines is logic low, the key is pressed.
- (ii) Debouncing the key. (Using software debouncing as explained earlier)
- (iii) Identifying the pressed key.
 - (a) Activate the keys from one column by making one column line zero.
 - (b) Read the status of return lines. The zero on any return line indicates that key is pressed.
 - Activate the keys from next column (c) and repeat steps (b) and (c) for all the columns.

Ex. 10.4.1

SPPU - Dec. 2015, May 2016, 8 Marks, Lab assignment

Interface a 4 × 4 matrix keyboard to PIC18F458. Display keypressed on hyper terminal.

OR

Draw and explain interfacing of 4*4 matrix key pad with PIC18FXXX microcontroller using interrupt Write code in 'C'.

OR

Draw an interfacing diagram for 4*4 matrix key board and display the Key pressed on LED. Write a code.

Soln.:

Fig. P. 10.4.1 shows the interfacing of a 4×4 matrix keyboard to PIC18F458.





Return

The 4×4 matrix keyboard is connected to the port B of PIC microcontroller. RB0 - RB3 are rows or return lines while pins $RB_7 - RB_4$ are columns or return lines. For detecting the key presses two methods can be used. They are

Interrupt method (i)

(ii) Scanning method

In this program we use the interrupt method for detecting the key pressed.

Fig. P. 10.4.1(a) shows the flowchart for determining the key pressed.

10-4

#include < P18F458.h>

Interfacing of Switches, Keyboard, LED & LCD





void serial (unsigned char x); void RBIF ISR (void); void delay (unsigned int ms); unsigned char keypad [4] $[4] = \{ 0, 1, 2, 3, 4, 4 \}$ '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'}; # pragma code hi int = 0×0008 // high priority interrupt void hi int (void) { asm Goto my isr _ondasm #pragma code # pragma interrupt my isr void my_isr (void) if (INTCONbits.RBIF = = 1) // Is RBIF = 1? RBIF_ISR(); # pragma code void main () { TRISD = 0; // Make Port D an output port INTCON2Lits.RBPU = 0; //Enable PORTB pull up resistors TRISB = 0xF0; PORTB = 0xF0;while (PORTB! = 0xF0); // Wait until key is not pressed. TXSTA = 0x20; // Baud rate 9600 SPBRG = 15: TXSTA bits. TXEN = 1; //Enable transmit RCSTA bits. SPEN = 1; //Enable serial port INTCONDits. RBIE = 1;//Enable PORTB interrupt on change INTCONDits. GIE = 1;//enable interrupts globally // Wait till key is pressed. while (1); void RBIF_ISR (void) //Identify the key pressed unsigned char x, COL = 0, ROW = 4; delay (15); x = PORT B;//get column
10-6

Interfacing of Switches, Keyboard, LED & LCD

```
x = 0xF0; //invert the high nibble
if (lx) return ;
while (x << 1) COL++ ; //determine the column
PORTB = 0xFE; //ground row 0
if (PORTB! = 0xFE) // is there a nibble
change yes then row = 0
```

ROW = 0;else

> PORTB = 0xFD; //ground row 1 if (PORTB! = 0xFD)// is there a nibble change ROW = 1; //yes then row = 1

else

{

3

PORTB = 0xFB); //Ground row 2 if (PORTB! = 0xFB)//is there a nibble change ROW = 2; //yes then row = 2 else PORTB = 0xF7; //Ground row 3

if (PORTB! = 0xF7) // is there nibble change ?
ROW = 3; //yes then row = 3
}

if (ROW < 4) // is valid row found ? serial (keypad [ROW] [COL]) ; // then send character while (PORTB != 0xF0)

PORTB = 0xF0; //Wait for release INTCONbits.RBIF = 0; //Reset flag }

void serial (unsigned char i) // send character {

}

void delay (unsigned int ms)

{

unsigned int x, y; for (x = 0; x < ms; x++) for (y = 0; y < 165; y ++);

Syllabus Topic : Interfacing of LED

10.5 Interfacing of LED

It is a human oriented output peripheral. It is used to display result or operand. One may use CRT, LED or LCD displays.

A CRT is used to display large amount of data. LED and LCD displays are used to display small amount of data. The commonly used LED displays are numeric displays.

10.5.1 LED Displays

To drive a LED, there are two methods.

Method 1)

Connect the cathode of LED to ground. Connect the anode of LED to port pin of PIC18Fxxx, through a resistor as shown in Fig. 10.5.1.

This method requires PIC18FXX to source a huge amount of current required by the LED i.e. around 25 mA.



Fig. 10.5.1 : LED driven by PIC18 output (Method 1) port pin in current source mode

Method 2)

Connect the anode of LED to V_{CC} through resistor. Connect the cathode of LED to the port pin of PIC18F458 as shown in the Fig. 10.5.2.

This method requires PIC microcontroller to sink a huge current required by LED i.e. 25 mA. PIC microcontroller can sink huge currents and hence it makes LED glow brighter.

10-7

Interfacing of Switches, Keyboard, LED & LCD



Fig. 10.5.2 : LED driven by PIC18F458 port pin in current sink mode (Method 2)

The LED displays are available in two common formats : seven segment display and 5 by 7 dot matrix displays.

Ex. 10.5.1

Write an embedded C program to blink LED connected to port of PIC.



Fig. P. 10.5.1





Ex. 10.5.2 SPPU - Dec. 2014, 8 Marks

An LED is connected to each pin of port D. Write a C program that will turn on each LED from pin D0 to D7. Call a delay module before turning on the next LED.



Fig. P. 10.5.2

oln. :		Ex. 10.5.3
include < P18F458.h>		A switch is connected to pin RC0 and LED to pin RB6. Write
define PD0 PORTDbits.RD()	a program to get the status of switch and send it to the LED.
define PD1 PORTDbits.RD		
define PD2 PORTDbits.RD2	2	
define PD3 PORTDbits.RD	}	4.7 KΩ ≩
define PD4 PORTDbits.RD4	l.	
define PD5 PORTDbits.RD	5	PIC18F458 330 Ω
define PD6 PORTDbits.RD(i	
define PD7 PORTDbits.RD7	7 	
void Delay (unsigned in	t);	
void main (void)		Fig. P. 10.5.3
{		Soln. : C program :
TRISD = 0; //	Port D is output port	# include \leq P18F458 b>
while (1)		# define switch PORTCbits.RC0
1		# define LED PORTBbits.RB6
PD0 = 1;	// turn on RD0	void main (void)
Delay (250);		TBISChits TBISC $0 = 1$ //Make BC0 an input pin
PD1 = 1;	//turn on RD1	TRISBbits.TRISB6 = 0 // Make RE6 an output pin
Delay (250) ;		while (1)
PD2 = 1;	// turn on RD2	$\{$
Delay (250);		F = 1 $F = 1 $ $F = 1$
PD3 = 1;	//turn on RD3	else
Delay (250);		LED = 0; //Turn off
PD4 = 1;	// turn on RD4	
Delay (250) ;		
PD5 = 1;	// turn on RD5	EX. 10.5.4
Delay (250);		Write a C18 program that shows the count from 0 to FFH on
PD6 = 1;	//turn on RD6	the LEDs.
Delay (250);		Soln. :
PD7 = 1;	// turn on RD7	#include <p18f458.h></p18f458.h>
Delay (250);		#define LED PORTD
}		{
}		TRISC = 0; //Port C as an output port
void Delay (unsigned in	t xtime)	TRISD = 0; // Port D as an output port
- {		PORTC = 00; // Clear Port C
unsigned int i ;		$\frac{\text{LED} = 0}{\text{for}(::)}$
unsigned charj;		{
for $(i = 0; i < xtime)$	e;i++)	PORTC++; // increment port C
for $i = 0 : i \le 165$	(i++);	LED ++; // increment port D

Interfacing of Switches, Keyboard, LED & LCD

10.5.2 Seven Segment Display (SSD)

As shown in the Fig. 10.5.3 the seven segment display uses seven LEDs to make any digit. If all the LEDs are on, it shows the digit 8. There are two types SSDs available.



Fig. 10.5.3 : Structure of seven segment display (SSD)

- Common cathode i.e. the cathode of all the LEDs are given as a common pin. In this case the anode is connected to the port pins. As already discussed in the section for LEDs, this method requires port pins to source large current.
- (ii) Common anode i.e. the anode of all the LEDs are given as a common pin. In this case the cathode is connected to the port pins.

Ex. 10.5.5

Write embedded C program to implement HEX counter on port and display the count.

Soln.:

title "HFX Count on LED Display" #include < P18F458.h> #define Led_Disp PORTA

void main(void)

$$\begin{split} TRISA &= 0; & // \text{ declares PORTA as output} \\ Led_Disp &= 0x00; & // \text{ initiates count to } 0 \\ \text{int } j; \\ \text{for } (j = 0x00; \ j < 0x0F; \ j + +) \end{split}$$

Led_Disp = j; // display incremented Hex count on LED.

delay(200);

while(1);

void delay(int delayval)

unsigned int m,n;

ſ

 $a_{n} = 0.00, n < 0.01, n + 1),$



10.5.3 Multiplexed Display

- Fig. 10.5.4 shows the interfacing of 4 seven segment display. The 4 digits are connected using the time multiplexing method.

- As shown in Fig. 10.5.4 the common cathode of a seven segment display is connected to the collector of an NPN transistor.
- The circuit uses two ports Port B and Port D.
 Port D is used to drive the LED segments and
 Port B is used to turn on the respective cathodes, so that the digits can be displayed.
- The NPN transistor will operate in saturation region, if the voltage at pin B is high. The common cathode will be made low, so that display can be lighted.

Interfacing of Switches, Keyboard, LED & LCD



Fig. 10.5.4 : Interfacing multiple seven segment displays to PIC18F458 through Port B and Port D

Looking at the Fig. 10.5.4 one question may arise in your mind that will all the 4 digits display the same number. The answer is that if all the digits are turned on at the same time then they will show the same number. But, in case of multiplexed display the segment information is sent for all digits on common lines, but only one display digit is turned on at a time.

- The digit driver i.e. NPN transistors are connected in series with the common cathode of each digit.
- By turning the four NPN transistors on and off turn by turn many times in a second, multiple digits can be displayed.
- Multiplexing gives a large saving in power and hardware components.
- Fig. 10.5.5 shows interfacing a common cathode seven segment display through buffer chip 74HC244 to PIC18F458. 9+5V



Fig. 10.5.5 : Interfacing common cathode seven segment display through buffer chip 74HC244 to PIC18F458

- The seven segments are labelled a to g. Table 10.5.1 shows the binary and hexadecimal data given to the seven segment display to display digits 0 through 9.
- A pin should be given logic '1' to switch on the corresponding LED.

Table 10.5.1 : Code for 0 to 9 given to common cathode SSD

Decimal digit			Se	gme	Hexadecimal code			
	a	b	C	d	e	1	g	
0	1	1	1	1	1	1	0	0x7E
1	0	1	1	0	0	0	0	0x30
2	1	1	0	1	1	0	1	0x6D
3	1	1	1	1	0	0	1	0x79
4.	. 0	1	1	0	0	1	1	0x33
5	1	0	1	1	0	1	1	0x5B
6	1	0	1	1	1	1	1	0x5F
7	1	1	1	0	0	0	0	0x70
8	1	1	1	1	1	. 1	1	0x7F
9	1	1	1	1	0	1	1	0x7B

Ex. 10.5.6

Write an instruction sequence to display 8 on the 4 seven segment displays shown in Fig. P. 10.5.6.



Soln. :

Program :

The code for displaying 8 on the 7 segment display is 0x7FH.

C program :



Ex. 10.5.7

Write a program to display 54321 on a five seven segment display assuming that PIC18F458 is used.

Soln. :

Fig. P. 10.5.7 shows the interfacing diagram.

The digits 54321 will be displayed on the five seven segment digits. The codes for displaying the digits are given in table below.

Seven segment display digit No.	Displayed digit	Port D	Port B
4	5	0x5B	0x10
3	4	0x33	0x08
2	3	0x79	0x04
1	2	0x6D	0x02
0	· 1 ·	0x30	0x01



Interfacing of Switches, Keyboard, LED & LCD

E

lin

10

The

Tał



Fig. P. 10.5.7 : Interfacing five seven segment displays with PIC18F458

Program :

```
# include <P18F458.h>
       void delay (unsigned int) ;
       char disp [5] [2] = \{\{0x5B, 0x10\}, \{0x33, 0x08\}, \}
\{0x79, 0\times04\}, \{0x6D, 0x02\}, \{0x30, 0x01\}\}
       void main (void)
       ſ
          int i :
          TRISE = 0;
                            //Make port B an output port
          TRISD = 0;
                             //Make Port D an output port
          while (1)
              for (i = 0; i < 5; i + +)
                                           // output display
               PORTD = disp[i][0];
                                              pattern
              PORTB = disp[i][1];
                                         //turn on one display
              Delay (250);
       ¥
      void delay (unsigned int itime)
          unsigned int i
```

unsigned int j ;
for (i = 0 ; i < itime ; i++)
for (j = 0 ; j < 165 ; j++);
}
Syllabus Topic : Interfacing Liquid Crystal</pre>

10.6 Interfacing Liquid Crystal Display (LCD) to PIC18F458

Display (LCD) to PIC18F458

LCD displays are widely used because of its low current consumption as compared to SSD. Also that LCD can be used to display any character as it uses a 5×7 dot matrix to display.

For e.g. to display '1' of LCD as shown in Fig. 10.6.1.

- An LCD allows the user to output a specific message making the application more user friendly and attractive.
 - LCDs are invaluable for displaying status messages and information while a program is being debug.

Interfacing of Switches, Keyboard; LED & LCD

The LCDs generally use a common controller chip, Hitachi 44780 and common connector interface. Due to these factors. the alphanumeric LCDs range in size from 8 characters to 80 characters. All the characters are interchangeable without any hardware or software changes. They are arranged in 40 by 2 or 20 by 4 or 10 by 2 or 20 by 1 or 20 by 2. The first figure represents the number of characters in each line and second figure represents the number of lines the display has.



Fig. 10.6.1 : Displaying 1 on LCD display of a 5×7 dot matrix

A typical 16 by 2 (i.e. 16 characters and 2 such lines) LCD looks as shown in Fig. 10.6.2.



Fig. 10.6.2 : Structures of 16 × 2 LCD

10.6.1 LCD Pin Description

Some LCD have their pins on left or on bottom. The functions of the pins of LCD are listed in the Table 10.6.1.

Table 10.6.1 : Pin description of LSD

Pins	Symbol	Functions
1	V _{ss}	Ground
2 :-	V_{dd} (or V_{cc})	+ 5 V supply 🔹
3.	V _{EE}	Power supply to control contrast
4	RS	Should be '0' for instruction and '1' for data.

Pins	Symbol	Functions
5	R/W	Should be '0' to write and '1' to read
6	E	Enable display logic
7	D0	Data bus bit 0
. 8	D1	Data bus bit 1
9	D2	Data bus bit 2
10	D3	Data bus bit 3
11	D4	Data bus bit 4
12	D5	Data bus bit 5
13	D6	Data bus bit 6
14	D7	Data bus bit 7 (Also used as busy pin)

10.6.1.1 RS : Registers Select

- There are two registers of LCD viz. Instruction command code register and data register. The RS pin is used to select one of these registers.

If RS = 0 the instruction command code register is selected and if RS = 1 the data register is selected, allowing user to send data to be displayed on the LCD.

10.6.1.2 R/W : Read/Write

- R/W pin is used to read or write to LCD.

If $R/\overline{W} = 0$ the user can write information to the

LCD and if $R/\overline{W} = 1$ the user can read information.

Enable : E

- The enable pin E, is used to latch the data into the data or command register. When data is supplied, a high-to-low (negative edge) is required for LCD to latch the data.

D0 – D7

- The data pins D0 D7 are used to send information to the LCD or read the contents of LCD internal registers.
- To display letters and numbers we send ASCII codes for letters A Z, a z and numbers 0 9 while making RS = 1.

- The ASCII code that is to be displayed is of 8 bits. It is send to the LCD in either nibbles or bytes i.e. 4 or 8 bits at a time.
- The two primary modes of operation to send parallel data are 4 or 8 bits.
- If four bit mode is used two nibbles of data are sent to do an 8 bit transfer. The "E" clock is used to initiate the data transfer. Atleast 6 I/O pins must be available for 4 bit mode.
- In 8 bit mode atleast 10 I/O pins must be used. This mode is used when application needs speed.

10.6.2 Cursor Addresses for LCDs

Table 10.6.2 gives the cursor addresses for common types of LCDs.

Table 10.6.2 : Cursor addresses for some LCDs

16×2	.80	81	82	83	34	85	86	through	8F
LCD	-					-			
	CO	C1	C2	C3	C4	C5	C6	through	CF
20×1	80	81	82	83	through	93			•
LCD									, .
20 × 2	80	81	82	83	through	93			
LCD									
	CO	C1	C2	C3	through	D3			
20 × 4	80	81	82	83	through	93		-	
LCD									
	CO	C1	C2 ⁻	C3	through	D3			
	. 94	95	96	97	through	A7			
	D4	D5	D6	D7	through	E7			
40 × 2	80	81	82	83	through	A7			
LCD									
	CO	C1	C2	C3	through	E7			
All data is i	in hex.								

10.6.3 LCD Command Codes

The list of commands that can be given to the LCD are as listed in the Table 10.6.3.

Table 10.6.3 : LCD commands

Hex command	· Function
0x01	Clear display
0x02	Retum cursor to home
0x04	Decrement cursor (i.e. shift cursor left)
0x06	Increment cursor (i.e. shift cursor right)
0x05	Shift display right
0x07	Shift display left
0x08	Display off, cursor off
0x0A	Display off, cursor on
0x0C	Display on, cursor off
0x0E	Display on, cursor on
0x0F	Display on, cursor on and blinking
0x10	Move cursor one position left
0x14	Move cursor one position right
0x18	Shift entire display left
e 0x1C	Shift entire display right
0x80	Move cursor to beginning of 1st line
0xC0	Move cursor to beginning of 2 nd line
0x38	Initialize 2 line display of 5×7 matrix

The command codes can be used to display or force the cursor to home position or blink cursor. Table 10.6.4 shows the command codes.

2

10-15 Interfacing of Switches, Keyboard, LED & LCD

Commands	RS	R/W	DB ₇	DB6	DB ₅	DB4	DB ₃	DB ₂	DB ₁	DBo	Description
Clear display	0	0	0	0	0	0	0	0	0	1	It clears the entire display and sets display data RAM to address 0.
Retum Home	0	0	0	0	0	0	0	0	1		It sets the display data RAM address to 0 It returns the cursor to home position. The display data RAM contents remain unchanged.
Entry Mode Set	0 1/D = 1/D =	0 = 1 incre = 0 decr	0 ement ement	0	0	0	0	1	1/D	S.	It sets the direction for moving the cursor and specifies the shift of display.
	S =.1	l accom	panies	display	shift						during data read and data write.
Display on/off control	0	0	0	0.	0	0	1	D	C	В	It sets the entire display on/off, cursor on/off (0) and blink of cursor position character B
Cursor or Display shift	0 S/C = S/C = R/L =	= 1 disp = 0 curs = 1 shift - 0 shift	0 lay shift or move to the ri to the le	0 ight	0	0	1	S/C	R/L	·	It moves cursor and display shifts without changing display data RAM contents.
Function Set	0 DL = DL = N = 1 N = 0	0 1, 8 bit 0, 4 bit 2 line 1 1 line	0 5 5 5	0 F = 0 F = 1	1 :5×7(:5×10	DL dots dots	N	F *			It sets interface data length (DL), number of data lines (L) and character font (F)
Set CG RAM address (character generator RAM)	0 (ACG	0 G : CG F	0 RAM add	1 dress)	ACĢ		n in A				Sets the character generator RAM address. The character generator RAM data is sent and received once this setting is done
Set DD RAM address (display data RAM)	0 (ADD	0) : DD R	1 AM ado	ADD iress)			en de receive de la constance d				Sets the display data RAM address. The display data RAM data is sent and received after this setting is done
Read Busy Flag and Address	0 AC : BF = BF =	1 addres 0 can a 1 busv	BF s count ccept co	AC er for C ommand	G and D d or instruction	D RAM uction	address	3	•		Reads busy flag indicating if internal operation is being done and reads address counter contents
Write data to CG or DD RAM	1	0	write	data					-		Writes data to CG or DD RAM
Read data from CG or DD RAM	1	• 1	read	data					•		Reads data from CG or DD RAM

.

112 y - 122 y 22 23 24 y - 24 25 y - 24 26 y - 24 26 y - 24 27 y -	Inorder to display a message on the LCD	Command subroutine
	is initialized by writing command codes in the command register.	- Give the instruction to the port connected to data bus of the LCD.
_	Initialization comprises of command codes for	- Make $RS = '0'$, to indicate instruction.
	clearing the display, shifting cursor automatically after writing a character,	- Make $R/\overline{W} = 0^{\circ}$, to indicate write.
	returning cursor home etc.	- Make E = '1' To give a high-to-low
-	After the initialization we can write data to the	- Wait for 120 μsec. pulse on E pin so as
	DD RAM or the CG RAM by issuing correct	$-$ Make E = '0' \int to latch the command
	command and asserting the R/\overline{W} signal low and	– Return.
	a high to low pulse is applied on the E pin. The	Data subroutine
	DD RAM stores the characters in their ASCII code. The CG RAM stores the character in its	- Check if LCD is ready by calling ready subroutine.
	internally generated character code.	- Give the data to the port connected to the data
-	Before sending the command or data it is essential to check busy flag i.e. whether the	 bus of the LCD. Make RS = '1', to indicate data
	LCD is ready or not.	- Make $\mathbf{R}\overline{\mathbf{W}}$ = '0' to indicate write
10	.6.4 Initialization of LCD	- Make $E = 1^{1}$. To give a high-to-low
	The following algorithm is required to initialize	- Wait for 120 usec \rightarrow pulse on E pin so as
	and write data to LCD :	- Make E = 0' to latch the data
-	Wait 1 second after power up for display to	- Return
	stabilize.	Ready subroutine for sending data or command to
-	Initialize the LCD by giving the instruction	LCD using busy flag.
	0x38 to the command subroutine.	- Make the busy pin (i.e. data bus bit 7) = '1', to
	Wait for 5 msec.	program the corresponding port pin of PIC18 as
-	Issue the command 0x0F to command	- Make $BS = 0^{\circ}$ to indicate instruction
	blinking	
_	Wait for 5 msec	- Make R/W = '1', to indicate read.
_	Issue the command 0x01 for clearing display to	- Make E = 0
	command subroutine.	- Make E = 1
	Wait for 5 msec.	- Check II busy pin = 0. If it is T, indicates LCD is busy hence again make $E = 0^{\circ}$ then $E = 1^{\circ}$
_	Issue the command 0x06 for making LCD in	and check busy pin. Repeat this until busy
	increment mode i.e. cursor should increment	pin = '0'.
	after every character is written to command	– Return.
	Subroutine.	10.6.5 Interfacing LCD Module
-	Wait for 5 msec.	with PIC18F458
-	subroutine), to position the cursor at 1 st line 1 st character.	 Fig. 10.6.3 shows the interfacing of a LCD module with PIC18F458. As shown in Fig. 10.6.3 the data lines are connected to Port
	Issue the data character one by one giving their ASCII values using data subroutine.	D of PIC18F458. The control lines RS, R/\overline{W} are driven by Port B pins RB0, RB1 and RB2. The

10-17

C Program :

المتعاجب والم

Interfacing of Switches, Keyboard, LED & LCD

voltage at V_{EE} pin is adjusted by potentiometer to adjust the contrast of the LCD.



Fig. 10.6.3 : Interfacing LCD module with PIC18F458 (8 bit bus)

Ex. 10.6.1

Interface 2 line, 16 character LCD display to PIC18F458 using only one port. Write C and assembly language program to display message 'HELLO' on line 2 of LCD.

Soln. :

Fig. P. 10.6.1 shows the interfacing of a 16 character \times 2 line LCD module with the PIC microcontroller. The data lines are connected to Port

D of microcontroller. The control lines RS, R/\overline{W} and E are driven by Port B lines RB0, RB1 and RB2. The voltage at V_{EE} pin is adjusted by potentiometer to adjust contrast of LCD.



Fig. P. 10.6.1 : Interfacing 16 × 2 LCD to PIC18

Let us write C program to display message "HELLO"

clude <p18f458.h></p18f458.h>	
fine lcddatal PORTD	// PORTD LCD pins
fine RS PORTBbits.RI	//RS = RB0
fine RW PORTBbits.RI	B1 $//R/\overline{W} = RB1$
fine E PORTBbits.RB2	$//EN = RB_2$
void main (void)	
{	
TRISB = 0;	// Make port B an output port
TRISD = 0;	// Make port D an output port
$\mathbf{E}=0;$	
Delay (250);	
Lcdcmd (0x38);	// Initialize LCD 2 lines 5×7 matrix
Delay (250);	
Ledemd (0x0E);	// Display on, cursor on
Delay (250);	
Lcdcmd (0x01);	// Clear LCD
Delay (250);	
Lcdcmd (0x06);	// Shift cursor right
Delay (250);	
Lcdcmd (0×C0);	//Line 2, position 0
Delay (250);	
Leddata ('H');	//display letter 'H'
Delay (250);	
Leddata (E);	//display letter 'E'
Delay (250);	
Leddata ('L');	//display letter 'L'
Delay (250);	
Loddata ('L');	// Display letter L
Delay (250);	
Lcddata ('O')	//Display letter O

Loddatal = value; RS = 0; RW = 0; E = 1;Delay (250); E = 0;pid Loddata (unsigned)

}

4

void Leddata (unsigned char value) //display routine

Loddatal = value;

RS = 1;

Microcontrollers (SPPU-E&TC)	10-18	Interfacing of Switches, Keyboard, LED & LCD	đ
RW = 0;		Ldisplay ('O') // Display 'O'	ing display 19 kg a fa 19 kg
$\mathbf{E}=1;$			16
Delay (250) ;		void Ledcommand (unsigned char value)	m
$\mathbf{E}=0;$			D
}		Ldata = Value ;	ar
void Delay (unsigned int itime)		RS = 0;	Tì
		$\mathbf{R}\mathbf{W}=0$;	to
unsigned int i, j ;		$\mathbf{E} = \mathbf{I};$	
for (i = 0; i < itime; i++)		Delay (250);	
tor $(j = 0; j < 165; j++);$		$\mathbf{F} = 0;$	
5- 1000	.	yoid Ldisplay (unsigned char value)	
XX. 10.0.2		{	
flag check method on line 1	ousy	Ldata = value ;	
Soln : Fig P 10.6.1 shows the interfacing diagra	m .	RS = 1;	
C Brogrom -		RW = 0;	
C Program :		E = 1;	
# include <p18f458.h></p18f458.h>		Delay (250);	
# define Ldata PORTD		$\mathbf{E}=0;$	
# define RS PORTBbits.RB0			1.1
# define RW PORTBbits.RB1		void Lodready ()	
# define EN PORTBbits.RB2			
# define BUST PORTDbits.RD7		TRISD = 0xFF;	
		RS = 0;	C
TBISB = 0 : // Make Port B an autout port		RW = 1;	#
$TRISD = 0 \cdot // Make port D an output port$		do v v	. #
E = 0: // $E = 0$		$\mathbf{F} = 1$. #
Delay (250);		E = 1, E =	. #
Lcdcommand (0x38) ; //Initialize LCD 2 lines		$\mathbf{E} = 0;$	<i>#</i>
5×7 matrix		}	
Delay (250) ;		while $(busy = = 1)$;	
Ledcommand (0x0E); //display on, cursor on	- 1	TRISD = 0;	
Lcdready (); //check the busy flag		}	
Ledcommand (0x01); //clear display		void delay (unsigned int itime)	
Lcdready (); //check the busy flag			
Lcdcommand (0x06); //shift cursor right		unsigned int x, y ;	
Ledready (); //check the busy flag		for $(x = 0; x < \text{itime}; x + +)$	
Ledcommand (0x80); //line 1, position 0		for $(y = 0; y < 165; y + +);$	
Louready ():			
Lanspray (W); //Dispray M	Ex. 10	.6.3 SPPU - May 2015, 8 Marks	
I display (?), // Check the busy flag	Draw a	and explain the interfacing of LCD with Port D and Port	
Ledready (): // Check the busy flow	EofP	PIC18F xxx microcontroller. Write C code to display	
Ldisplay ('C') : // Display 'C'	WELC	COME'.	
Lcdready (); // Check the busy flag	Soln. :		
Ldisplay ('R'); // Display 'R'			
Lcdready (); // Check the busy flag			·
/ 6			

M)Ť

Interfacing of Switches, Keyboard, LED & LCD



D of microcontroller. The control lines RS, R/\overline{W} and E are driven by Port E lines RE0, RE1 and RE2. The voltage at V_{EE} pin is adjusted by potentiometer to adjust contrast of LCD.



Fig. P. 10.6.4 : Interfacing 16 × 2 LCD to PIC18

C Program :

# include <p18f458.h></p18f458.h>	
# define lcddatal PORTD	// PORTD LCD pins
# define RS PORTEbits.RE	//RS = RE0
#define RW PORTEbits.RE	$(//R/\overline{W} = RE1)$
#define E PORTEbits.RE2	//EN = RE2
void main (void)	
{	
TRISB = 0;	// Make port B an output port
TRISD = 0;	// Make port D an output port
$\mathbf{E}=0\;;$	
Delay (250) ;	· · · · · · · · · · · · · · · · · · ·
Ledemd (0x38);	// Initialize LCD 2 lines, 5×7 matrix
Delay (250) ;	
Ledemd (0x0E);	// Display on, cursor on
Delay (250);	
Lcdcmd (0x01);	// Clear LCD
Delay (250);	
Lcdcmd (0x06);	// Shift cursor right
Delay (250) ;	
Lcdcmd (0×C0);	//Line 2, position 0
Delay (250);	
Lcddata ('S');	//display letter 'S'
Delay (250) ;	
Leddata ('.') ;	//display letter *.'
Delay (250);	
Leddata ('P');	//display letter 'P'

Delay (250); //Display letter "." Lcddata ('.'); Delay (250); //Display letter 'P' Loddata ('P') Delay (250); //Display letter '.' Lcddata ('.') Delay (250); //Display letter 'U' Leddata ('U') Delay (250); //Display ' ' Loddata (' ') Delay (250); Lcddata ('P') //Display letter 'P' Delay (250); //Display letter 'U' Leddata ('U') Delay (250); //Display letter 'N' Leddata ('N') Delay (250); //Display letter 'E' Leddata ('E') Delay (250);

void Ledemd (unsigned char value) //command routine
{
 Leddata = value;

routine

RS = 0;	
RW = 0;	
E = 1;	
Delay (250) ;	
$\mathbf{E} = 0;$	
}	
void Leddata (unsigned char value) //dis	play
(
Lcddata = value ;	
RS = 1;	
RW = 0;	
E = 1;	
Delay (250) ;	
$\mathbf{E}=0;$	
}	
void Delay (unsigned int itime)	
unsigned int i, j ;	
for $(i = 0; i < itime; i++)$	
A REAL PROPERTY AND A REAL	

Ex. 10.6.5 SPPU - Dec. 2016, 8 Marks

for (j = 0; j < 165; j++);

Draw an interfacing diagram and write an Embedded C program to interface 16×2 LCD with PIC 18FXX Microcontroller to display the "My College" message. Use 8 bit interface mode.

Interfacing of Switches, Keyboard, LED & LCD



Soln.:

Fig. P. 10.6.5 shows the interfacing of a 16 character \times 2 line LCD module with the PIC microcontroller. The data lines are connected to Port

D of microcontroller. The control lines RS, R/\overline{W} and E are driven by Port E lines RE0, RE1 and RE2. The voltage at V_{EE} pin is adjusted by potentiometer to adjust contrast of LCD.





C Program :

# include <p18f458.h></p18f458.h>	
# define loddatal PORTD	. // PORTD LCD pins
# define RS PORTEbits.RE	0 //RS = RE0
#define RW PORTEbits.RE	$//R/\overline{W} = RE1$
#define E PORTEbits.RE2	//EN = RE2
void main (void)	
{	
TRISB = 0;	// Make port B an output port
TRISD = 0;	// Make port D an output port
$\mathbf{E}=0;$	
Delay (250) ;	
Ledemd (0x38);	// Initialize LCD 2 lines, 5×7 matrix
Delay (250);	
Ledemd (0x0E);	// Display on, cursor on
Delay (250);	
Ledemd (0x01);	// Clear LCD
Delay (250);	
Ledemd (0x06);	// Shift cursor right
Delay (250);	
Ledcmd (0×C0);	//Line 2, position 0
Delay (250) :	

Leddata ('M');	//display letter 'M'
Delay (250) ;	
Lcddata ('y') ;	//display letter 'y'
Delay (250) ;	
Leddata ('C');	//display letter 'C'
Delay (250);	
Lcddata ('o');	//Display letter 'o'
Delay (250) ;	
Leddata ('l')	//Display letter 'l'
Delay (250) ;	
Leddata (1')	//Display letter 'l'
Delay (250);	
Leddata ('e')	//Display letter 'e'
Delay (250);	
Loddata ('g')	//Display 'g'
Delay (250);	
Leddata ('e')	//Display letter 'e'
Delay (250) ;	
}	
void Ledemd (unsigned cha	ar value) //command routine
{	and the second
Lcddata = value;	
RS = 0;	
RW = 0;	
E=1;	
Delay (250);	
E = 0;	
}	
void Leddata (unsigned cha	r value) //display routine
{	- (m
Loddata = value :	
DC = 1.	· · · · · · · · · · · · · · · · · · ·
10 - 1;	
$-\mathbf{R}\mathbf{w}=0;$	
$\mathbf{E} = 1;$	
Delay (250);	
$\mathbf{E}=0;$	
}	
void Delay (unsigned int itin	me)
{	
unsigned int i, j;	Contract Sectors
for $(i = 0; i < itime; i +$	+)
for $(i = 0; i < 165; i + 1)$	
u	

Microcontrollers (SPPU-E&TC)	10-22 Interfacing of Switches, Keyboard, LED & LCD
Ex. 10.6.6 SPPU - May 2016, 10 Marks	void low_ISR (void) ;
Design a frequency counter for counting number of pulse	es #pragma code high_vector = 0x08
ind display same on LCD.	// high priority interrupt
OR	void high_interrupt void //begin at 0x08H
HPU-Dec 2016 12 Warks	
requency using PIC18EXXX Design and draw interfacing	asm
ircuit. Also explain required flowchart.	'9 gotohigh_ISR
Soln. :	_endasm
n L	#pragma code low_vector = 0x18H
10 h tentid	//low priority interrupt
	gototow_15h
ter v si en contraction de la	
	# nragme code
	# pragma interrunt high ISB
	woid high ISB (woid) // ISB of high priority
	interrupt
9 S	if (PIR1bits.TMR11F)
8588866858	1 And a second se
	PIRibits.TMR1IF = 0; // clear the Timer
	1 interrupt flag
	<pre>tloverflow_cnt++;</pre>
	//increment Timer 1 roll over count
┝╝┥╩└┉┉┙╴╩	3 4
†.†. [₽]	#program thermal low ISP // ISP of low priority
	international international internation
	void low ISR (void)
A 1 second delay can be created by executing	a . {
elay of 100 msec, 10 times.	asm
rogram :	retfie 0 //Return if not Timer 0 interrupt
	endasm
include <p18f458.h></p18f458.h>	- }
nsigned int $i = 0$, floverflow_ent;	void delay (char value) ;
Isigned short log frequency;	void ready () // function to check if LCD is
	busy or ready.
denne AJ FUAI DORS. ADU	
deme rew FURIDUS.RD1	TRISD = 0xFF; // Port D = input port
ACTING 191 OTTI DERISTED 2	RS = 0;

1.1

{

v

v({

RW = 1;

Interfacing of Switches, Keyboard, LED & LCD

```
do
{
    E = 0;
    for (i = 0; i < 25; i ++);
    E = 1;
} while (busy = = 1);
TRISD = 0;</pre>
```

void Lcdcommand (unsigned char d) //command routine

Ldata = d; RS = 0; RW = 0;' E = 1; for (i = 0; i < 25; i ++); E = 0;

void Leddata (unsigned char x) // data routine

ready (); Ldata = x; // write data on port D RS = 1; RW = 0; E = 1; for (i = 0; i < 25, i + +) E = 0;

void main (void)

char t0_count, temp, temp1 ; for (i = 0; i < 5000; i ++) // wait for sometime for LCD to stabilize on power up Ledcommand (0x38); //issue command to initialize 16×2 LCD, 5×7 matrix. for (i = 0; i < 25, i ++); // wait for sometime using software delay Ledcommand (0x0E); //display on, cursor on for (i = 0, i < 25; i ++); // wait for sometime using software delay Ledcommand (0x01); // clear display

for (i = 0, i < 25; t++); //wait for sometime using software delay Lcdcommand (0x06); //shift cursor right for (i = 0, i < 25; i + +); // wait for sometime using software delay // issue command to Lcdcommand (0x80); position cursor to first line position 0 for (i = 0; i < 25; i + +);// wait for sometime using software delay tloverflow cnt = 0; // initialize Timer 1 overflow count to 0. // initialize frequency to 0. frequency = 0; TMR1H = 0;// initialize Timer 1 to 0 TMR1L = 0;11 PIR1bits.TMR1IF = 0 // clear Timer 1 interrupt flag RCONbits.IPEN = 1; // Enable priority interrupt IPR1bits.TMR1IP = 1; // Set Timer 1 interrupt to high priority PIE1bits.TMR1IE = 1; // Enable Timer 1 roll over interrupt T1CON = 0x83 ; // Enable Timer 1 with T1CKI and prescaler 1 INTCON = 0xC0;//Enable global and peripheral interrupts // Create one second delay and delay (10); wait for interrupt INTCONbits.CIE = 0; // Disable global interrupts. temp = TMR1L;// save frequency low byte frequency = tloverflow count * 65536 + TMR1H * 256 + temp ; // compute frequency Ledcommand (0x80); templ = TMR1H;unsigned char x1, y, z; x1 = temp1 & 0x0F;// mask upper 4 bits z = x1 | 0x30;// make it ASCII PORTD = z;// Display the thousands digit Loddata (z) : y = temp1 and 0xF0; // mask lower 4 bits y = y >>4;// shift it to lower 4 bits // Make it ASCII z = y | 0x30;// display the hundreds digit Loddata (z);

10-24

Interfacing of Switches, Keyboard, LED & LCD

Fig. P. 10.6.7(a) : Interfacing



Design of DAS system for pressure monitoring system (use any suitable sensor).

Soln. :ASCX30AN is a 0-30 psi pressure transducer.





Algorithm:

(A) Main Program:

- Step I : Initialize port B and port D as output ports.
- Step II : Initialize the LCD.
- Step III : Wait for some software delay after power up for display to stabilize.
- Step IV : Initialize the LCD by giving 0x38 instruction the tο command subroutine.

Microcontrollers (SPPU-E&TC) 10	0-25 Interfacing of Switches, Keyboard, LED & LCD
Step V :: Wait for some software delay	Step III : Make RS = '1' to indicate data
Step VI : Issue the command 0x0E to command	Sten IV · Make R/\overline{W} - '0' to indicate write
subroutine for display on, cursor on.	Step V : Make $E = 0$
Step VII : Wait for small software delay.	Step VI : Wait for 120 used High-to-low pulse
Step VIII : Check the LCD busy flag.	Step VII : Make $E = 0^{\circ}$ on E nin to latch
Step IX : Issue the command 0x01 for clearing	Step VII: Make D = 0 on D pin to laten
display to command subroutine.	(D) Ready subroutine :
Step X : Wait for small software delay.	Ston I · Make RD7 - 1
Step XI : Check the LCD busy flag.	Step I : Make $RS = 0^{\circ}$ to indicate instruction
Step XII : Issue the command 0x06 for shifting	
cursor right to command subroutine.	Step III : Make $R/W = '1'$ to indicate read.
Step XIII: Wait for small software delay.	Step IV : Make $E = 1$.
Step XIV : Check the LCD busy flag.	Step V : Make $E = 0$.
Step XV : Issue the command 0x80 to position	Step VI : Check if busy pin = '0'. If it is '1' it
cursor at line 1, position 1 using	indicates that LCD is busy, hence
command subroutine.	again make $E = 0$ then $E = 1$ and
Step XVI : Wait for small software delay.	check busy pin. Repeat this till busy
Step XVII : Check the LCD busy flag.	pin = 0.
Step XVIII: Issue 0x81 to ADCON0 to turn on	Step VII : Return.
ADU.	Program :
Step AIX : Issue 0x05 to ADUON1.	
Step AX : Issue start of conversion.	#include <p181458.h></p181458.h>
Step AAI : Wait for end of conversion i.e. DONE	unsigned int $1 = 0$;
ompleted accuration	#define Ldata PORTD
Stor XXII: Save the result in ADRESI and	#define RS PORTBbits.RB0
ADRESH registers	#define RW PORTBbits.RB1
Sten XXIII · Divide the ADC output by 7 53 to get	#define E PORTBbits.RB2
harometric pressure	#define temp PORTAbits.RAU
Step XXIV: Send ADC output to port D for	#define Vret PORTAbits.RA3
displaying it on LCD.	#define busy PORTDbits.RD7
Step XXV: Calculate the digits and display it on	void ready () // function to check if
LCD.	LCD is busy or ready
Step XXVI : Also display unit of pressure (mbar).	
	TRISD = 0xFF; // Port D = input port
B) Command subroutine :	RS = 0;
Step I : Give the instruction to port D connected	RW = 1;
to data bus of LCD.	do
Step II : Make RS = '0' for command.	
Step III · Make $R/\overline{W} = 0$ ' to indicate write	$\mathbf{E}=0$;
Step IV : Make $E = (1, 2)$	for $(i = 0; i < 25; i++);$
ten V · Wait for 120 used High-to-low pulse	E = 1;
ten VI · Make $\mathbf{F} = \{0\}$ on \mathbf{F} nin to latch	$ \}$ while (busy = = 1);
top VI : Make E = 0 OII E pill to laten	TRISD = 0;
() Display subposition - the command.	
ton I . Check if I CD is not dry her calling at	void Lcdcommand (unsigned char value)
aubrouting	
suproutine.	Ldata = value;
bug of I CD	RS = 0;
DUS OF LCD.	

Microcontrollers (SPPU-E&TC)	10-26	Interfacing of Switches, Keyboard, LED & LCD
RW = 0:		TRISAbits.TRISA3 = 1; // RA3 = 1 for V _{ref} input
E = 1;		f _{osa}
for $(i = 0; i < 25; i++);$		ADCON0 = $0x81$; //Channel 0, ADC on, $\overline{64}$
$\mathbf{E} = 0$:		f
} ´		ADCON1 = $0xC5$; $//\frac{30c}{64}$, right justified, ANO
void Leddisplay (unsigned char d)		= analog input AN3 = V +
{		- analog mpat, mod - ref
ready ():		while (1)
$I_{data} \equiv d : // write data on port D so that it$	is	
given to LCD for displaying.		tor $(1 = 0; 1 < 23; 1++);$
BS = 1:		//wait for sometime using software delay
RW = 0:		ADCUNUbits.GU = 1 //start conversion
$\mathbf{F} = 1$		while (ADCUNUT its. DOINE $= = 1$);
$f_{int}(i = 0, i \le 25, i + +)$		// wait for end of conversion
F = 0;		Lo_byte = ADRESL; // save low byte
E = 0,		Hi_byte = ADRESH ; // save high byte
·		ADC_output = Lo_byte High byte ;
volu mani ()		$output = 948 + (ADC_output * 100) / 7.53$;
L		PORTD = output ;
unsigned char ADC_output, Lo_byte, In_byte,		Leddisplay (output/100) ;
$f_{or}(i = 0), i < 5000, i + +)$		Leddisplay ((output %100)/10); // Display
$\frac{1}{101} (1 - 0), 1 < 5000, 11 + 1),$		Leddisplay (output % 10) ; the
//wait for sometime for De	m	Leddisplay ("m"); pressure
Ledeenmand (0v38) : //issue command to	°	count
initialize 16 × 21 CD. 2 line	8.	Lcddisplay ("b"); // The pressure is in mbar
$\frac{1}{5 \times 7}$ matrix	~ `	Loddisplay ("a");
for $i \equiv 0$: $i \leq 25$: $i + +$): //wait for sometim	ne	Leddisplay ("r");
using software dela	av	Ledeommand (0x80);
Ledcommand (0x0E) : // display on, cursor on	`	
for $(i = 0; i < 25; i++)$; //wait for sometin	ne	
using software delay	E	x. 10.6.8 SPPU - Dec. 2014, 16 Marks
Ledready ();	D	esign a PIC18 based data acquisition system for
Lcdcommand(0x01) //clear display	te	mperature measurement using LM35. Write the
for $(i = 0; i < 25; i + +)$; //wait for sometim	ne	prresponding program to display the temperature on LCD.
using software dela	y S	oln. :
Lcdready ();		The LM35 operates over a temperature range of
Lcdcommand (0x06) ; // shift cursor rig	ht _	55°C to + 150°C with an output of 10 mV for each
for $(i = 0; i < 25; i++);$ // wait for sometime	e de	egree centigrade. eg for 80°C temperature the
Lodready ();	01	atput will be $80 \times 10 = 800$ mV.
Lcdcommand (0x80); // issue the command to		PIC D
position the	(6	o LM35 → Signal → Microcontroller → Display
// cursor on the first		Temperature
position of line 1.		ig. P. 10.6.8 : Block diagram of data acquisition system
for $(i = 0; i < 25; i++);$		used for temperature measurement
// wait for sometime using software dela	ay	
Lcdready ();	-	The A/D converter of PIU18F458 is of 10 bit
TRISD = 0; //make port D an output port		resolution and maximum number of steps
TRISAbits.TRISA0 = 1; // Make RA0 an input p	in	= 2^{10} = 1024 Steps. For each "U LM35 gives
		10 my output.

Interfacing of Switches, Keyboard, LED & LCD

For a step size of 10 mV, $V_{out} = 10 \text{ mV} \times 1024 \text{ steps} = 10240 \text{ mV}$ = 10.24 V

However, this much voltage is not acceptable. If a step size of 2.5 mV is selected,

$$V_{out} = 2.5 \text{ mV} \times 1024$$

 $V_{out} = 2560 \text{ mV} = 2.56 \text{ V}$

The binary output of the ADC is $\left(\frac{10 \text{ mV}}{2.5 \text{ mV}} = 4\right)$ i.e. 4 times the real temperature. We select

 $V_{ref} = 2.56 \text{ V}.$

- The real temperature can be got by dividing the A/D output by 4.
- Fig. P. 10.6.8(a) shows the interfacing diagram of PIC18F458 with LM35 temperature sensor.



Fig. P. 10.6.8(a) : Interfacing diagram of PIC18F458 based data acquisition system for measurement of temperature

- The LM336 zener diode is used for maintaining $V_{ref} = 2.56$ V and to overcome the fluctuations in power supply.
- Table P. 10.6.8 gives the 10 bit output values for ADC and the temperature with $V_{ref} = 2.56$ V.

Table P. 10.6.8

Temperature °F	V _{in} (mV)	Number of steps $\frac{V_{in}}{2.5}$	10 bit A/D output	Real temperature in <u>binary A/D output</u> 4
0	0	0	0000000000	0000000000
1	10	4	0000000100	000000001
2	20	8	000001000	000000010

Temperature °F	V _{in} (mV)	Number of steps $\frac{V_{in}}{2.5}$	10 bit A/D output	Real temperature in binary A/D output 4	
5	50	20	0000010100	000000101	
10	100	40	0000101000	0000001010	
20	200	80	0001010000	0000010100	
30	300	120	0001111000	0000011110	
40	400	160	0010100000	0000101000	
50	. 500	200	0011001000	0000110010	
60	600	240	0011110000	0000111100	
70	700	280	0100011000	0001000110	
80	800	320	0101000000	0001010000	
90	900	360	0101101000	0001011010	
-100	1000	400	0110010000	0001100100	
110	1100	440	0110111000	0001101110	
120	1200	480	0111100000	0001111000	
130	1300 520 1000001000		1000001000	0010000010	
140	1400	560	1000110000	0010001100	
150	1500	600	1001011000	0010010110	

Algorithm:

(A) Main Program :

Step I		Initialize port B and port D as output ports.				
Step II 📡	:	Initialize the LCD.				
Step III	•	Wait for some software delay after power up for display to stabilize.				
Step IV	:	Initialize the LCD by giving 0x38 instruction to the command subroutine.				
Step V	:	Wait for some software delay.				
Step VI	:	Issue the command 0x0E to command subroutine for display on, cursor on.				
Step VII	:	Wait for small software delay.				
Step VIII	:	Check the LCD busy flag.				
Step IX	:	Issue the command 0x01 for clearing display to command subroutine.				
Step X	:	Wait for small software delay.				
Step XI	;	Check the LCD busy flag.				
Step XII	:	Issue the command 0x06 for shifting cursor right to command subroutine.				

	Microco	ntrolle	ers (SPPU-E&TC) 10	0-28 Interfacing of Switches, Keyboard, LED & LCD			ooard, LED & LCD
	Step XIII		Wait for small software delay	Step III		Make RS = '1'-to-in	dicate data
, en al	Step XIV	:	Check the LCD busy flag.	Sten IV	ng papada •	Make $R/\overline{W} = 0$ to i	indicate write
	Step XV	:	Issue the command 0x80 to	Step V	:	Make $E = 0'$	
	•		position cursor at line 1, position	Step VI	:	Wait for 120 usec	≻ High-to-low
	Stop VVI		I using command subroutine.	Step VII	. :	Make $E = 0'$	pulse on E
	Step XVII	:	Check the LCD bugy flog	Step VIII	:	Return.	pin to latch
	Step XVIII	•	Lague 0x81 to ADCON0 to turn			•	the data
	Step Aviii	•	on ADC.	(D) Rea	dy sul	proutine :	
	Step XIX	:	Issue 0xC5 to ADCON1.	Step I	•	Make $RD7 = 1$.	
	Step XX	:	Issue start of conversion.	Step II	:	Make $RS = '0'$	to indicate
	Step XXI	:	Wait for end of conversion i e.			instruction.	
			DONE bit = 1. It indicates that DOR	Step III	:	Make $R/\overline{W} = 1$ to i	ndicate read.
	Ot an NNII		ADC has completed conversion.	Step IV	:	Make E = 1.	
	Step AAII	:	ADRESH registers	Step V	;	Make $E = 0$.	
	Step XXIII	:	Divide the ADC output by 4 to	Step VI	:	Check if busy pin =	= '0'. If it is '1'
	•		get real temperature i.e.			it indicates that 1	LCD is busy,
	. *		(i) right shift ADRESL by	· -		hence again make $\mathbf{F} = (1)^2$ and show	$\mathbf{E} = 0$ then
			2 bits			Repeat this till bus	v pin = 0.
			(11) rotate ADRESH 2 bits	Step VII	:	Return.	
	•		ADRESL to get 8 bit	Program :			
			temperature output	#include <1	218F45	8.h>	
	Step XXIV	:	Send ADC output to port D for	unsigned int	i = 0:		
			displaying it on LCD.	#define Ldat	ta PORT	ſD	
	Step XXV	:	Calculate the digits and display	#define RS PORTBbits.RB0			
	Stop XXVI		Also display unit of tomporature	#define RW	PORTE	Bits.RB1	
	Step AAVI	•	(°C).	#define E PU	JKIBbi . dopt	ts.KB2 Abite RAO	
÷	(B) Comn	nand	subroutine :	#define Vref	PORT/	Abits RA3	
	Step I	:	Give the instruction to port D	#define busy	PORT	Dbits.RD7	
•	· · · · ·		connected to data bus of LCD.	void ready ()	// fur	action to check if LCD is	busy or ready
	Step II	:	Make $RS = '0'$ for command.	{			
	Step III	:	Make $R/\overline{W} = 0$ to indicate write.	TRISI	O = 0xI	FF; // Port D	= input port
•	Sten IV	•	Make E = '1'	RW =	0, :1:		
*	Step I	•	Wait for 120 usec) High-to-	do	-,	// wait fo	r busy flag
	Step VI	:	Make $E = 0^{\circ}$ > low pulse on	. {			
	Step VII	:	Return. E pin to latch	E	= 0;		
	- . *	x	the command.	for	\cdot (i = 0	; i < 25; i++);	
	(C) Displa	ay su	broutine :	E = 1;			
	Step I	:	Check if LCD is ready by calling	TRISI	c (uusy) = 0	— — 1 7 ,	
			ready subroutine.	}	-,		

void Lcdcommand (unsigned char value)

Give data to port D, connected to . void Lc data bus of LCD.

Step II

:

Interfacing of Switches, Keyboard, LED & LCD



K

18-18



10





Fig. P. 10.6.9 shows the interfacing of a buzzer, relay, button and LEDs to PIC18F458 microcontroller. The buzzer is connected to pin RB0. The relay is connected to pin RB1. For energizing the relay ULN2803 driver is used. Two buttons are connected to pins RC0 and RC1. Eight LEDs are connected to Port D pins RD0 to RD7.

Program :

# include <p18f458.h></p18f458.h>	
# define buzzer PORTBbits.RB0	
# define relay PORTBbits.RB1	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
# define button1 PORTCbits.RC0	
# define button2 PORTCbits.RC1	
# define LED0 PORTDbits.RD0	and the second second
# define LED1 PORTDbits.RD1	
# define LED2 PORTDbits.RD2	
# define LED3 PORTDbits.RD3	
# define LED4 PORTDbits.RD4	
# define LED5 PORTDbits.RD5	
# define LED6 PORTDbits.RD6	
# define LED7 PORTDbits.RD7	
void delay (unsigned int) ;	
void main (void).	
{	
TRISCbits.TRISC $0 = 1$;	// Make RC0 = 1
	i a an input nin

TRISCbits.TRISC	21 = 1 ; // Make RC1 = 1
	i.e. an input pin
TRISB = 0;	// Make port B an output port
TRISD = 0;	// Make port C an output port
while (1)	
£	
if $(button 1 = = 0)$	0)
{ · · ·	1
relay $= 1$;	// Turn on Relay
buzzer $= 1$;	// Turn on buzzer
LED0 = 1;	// Turn on LEDs from left
	to right i.e. LED0 to LED7
delay (10);	
<pre>LED1 = 1;</pre>	// Turn on LED1
delay (10) ;	
LED2 = 1;	
delay (10);	
LED3 = 1;	
delay (10);	
LED4 = 1;	
delay (10) ;	
LED5 = 1;	
delay (10) ;	
LED6 = 1;	
delay (10) ;	
LED7 = 1;	
delay (10) ;	



11.1 CCP Modes

- The PIC18 family supports 0 to 5 Compare/ Capture / PWM (CCP) modules depending on the PIC family member .The modules are called as CCP1, CCP2, CCP3, CCP4 and CCP5 respectively.
- Mostly the PWM feature of this module is used for controlling the DC Motors.
- The PIC18F458 microcontroller has one CCP MODULE and one Enhanced ECCP module.

11.2 CCP Timer Resources

 Table 11.2.1 shows the PIC18 Timers used for the different CCP modes. For selecting the timer for CCP module for compare and capture modes the T3CON register is used.

Table 11.2.1 : PIC18 Timers used for the different CCP modes

CCP mode	Timer
Compare mode	Timer 1 or Timer 3
Capture mode	Timer 1 or Timer 3
PWM mode	Timer 2

11.3 CCP Registers

Every CCP module supports 3 registers. They are :

- 1. CCP1CON control register
- 2. 16 bit register CCPR1H : CCPR1L.
- 3. 10 bit duty cycle register in the PWM mode.

11.3.1 CCP1CON Control Register

SPPU - Dec. 14

University Question Q. Explain SFR CCP1CON register in detail,

(Dec. 2014, 4 Marks)

 Fig 11.3.1 shows the CCP1CON control register. It is used for selecting the operating mode of the CCP module. It also controls the operation of the CCP1 module.

DC1	B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0
CONTRACTOR OF THE OWNER	
bit 7-6	Unimplemented : Read as '0'
bit 5-4	DC1B1 : DC1B0 :
	Capture mode and Compare mode :
	Unused.
	PWM mode :
	These bits are the two LSBs of the 10-bit
	PWM duty cycle. The upper eight bits
	found in CCPR1L register
bit 3-0	CCP1M3 · CCP1M0 · CCP1 Mode Select
	bits
17	0000 = Capture/Compare/PWM off
÷.,	(resets CCPx module)
2	0001 = Reserved
يقر ا	0010 = Compare mode, toggle output on
	match (CCPxIF bit is set)
	received (CCP1 only)
an alter	0100 = Capture mode, every falling edge
	0101 = Capture mode, every rising edge
	0110 = Capture mode, every 4 th rising
	edge
	edge
	1000 = Compare mode, initialize CCP pin
	low, on compare match force CCP
	pin nign (CCPIF bit is set)
	high on compare match force CCP
	pin low (CCPIF bit is set)
	1010 = Compare mode, CCP pin is
	unaffected (CCPIF bit is set)
	1011 = Compare mode, trigger special
	event (CCP1IF bit is set; CCP
	resets TMR1 or TMR3 and starts
	module is enabled)
· · ·	11xx = PWM mode

Fig. 11.4.1 : Compare Mode Block diagram

11.3.2 CCPR High and Low Registers

- CCPR in compare and capture mode can be accessed as a 16 bit capture or 16 bit compare register. The low byte register is called as CCPRIL and high byte register is called CCPR1H. Like the other SFRs both these registers can be accessed.
- Size: The registers CCPR1L and CCPR1H are of 8 bit.

CCPR1L

Fig. 11.3.2 :CCP1 high and low registers

11.3.3 10 bit Duty Cycle Register

CCPR1H

- A 10 bit register comprising of 8 bits from CCPR1L register and 2 bits from CCP1CON register is used for setting the duty cycle.
- Of the 10 bits, the upper 8 bits are from the CCPR1L register and lower 2 bits are DC1B2 : DC1B1 of CCP1CON register. The lower two bits are for the decimal part of duty cycle as shown in Table 11.3.1.

DC1B2	DC1B1	Decimal point
0	0	0
0	1	0.25
1	0	0.5
1	1.	0.75

Syllabus Topic : Compare Mode

11.4 Compare Mode

SPPU - Dec. 14, Dec. 16

 University Question

 Q. Explain compare mode of operation of PIC18XXX in detail.

 (Dec. 2014, Dec. 2016, 4 Marks)

- By programming the CCP1CON register bits the compare mode of CCP module can be selected.
- An event that is external to the PIC18 microcontroller can also be created by the compare mode.
- This can be achieved by starting an A/D conversion or turning on the device that is connected to the RC2 pin. i.e. CCP pin.
- In this the 16-bit CCPR1(CCPR1H: CCPR1L) register value is constantly compared with the values in of the Timer1 register (TMR1H: TMR1L) or the timer 3 register values (TMR3H : TMR3L). In case the values are equal or match then in such conditions an event is generated.

- In case an event is generated, the CCP1 pin can do one of the following:
 - 1. It can drive CCP1 pin low.
 - 2. It can drive the CCP1 pin high.
 - 3. The CCP1 pin can remain unchanged.
 - 4. The CCP1 pin can toggle its state.
 - 5. The CCP1 pin can trigger a special event with hardware interrupt and then clear the timer.
- The control bits CCP1M3:CCP1M0 in the CCP1CON register are used for selecting these actions. The interrupt flag bit CCP1IF in the PIR1 register is set.
- Only special event trigger clears the timer. For all other actions we need to clear the Timer. Fig. 11.4.1 shows the block diagram in Compare mode.



11.4.1 Steps for Programming	Soln.:
in Compare Mode	Square wave frequency $= 10 \text{ KHz}$
 Following are the steps for programming in Compare mode : 	\therefore 1 clock pulse = $\frac{1}{10 \text{ KHz}}$ = 100 μ sec
Step I : Initialize the CCP1CON register for	\therefore 50 µsec is the 'ON' time and 50 µsec
compare mode operation.	'OFF' time assuming a duty cycle of 50%.
Step II : Initialize the T3CON Register for	Hence, a delay of 50 µsec is needed.
selecting the desired timer (Timer 1 or Timer 3).	$\therefore \text{ Count } = \frac{50 \mu\text{s}}{0.4 \mu\text{s}} (\text{assuming XTAL} = 10 \text{ MHz})$
Step III : Initialize the CCPR high and low	\therefore Count = 125
registers for compare mode	Count = $65536 - 125 = (65411)_{10}$
operation.	= FF83HCCPR1H $=$ FFH
as an output pin.	CCPR1L = 83H
Step V : Initialize the Timer 1 or 3 register	C18 program :
values for compare mode operation.	#include < P18F458.h>
Step VI : Start the selected Timer.	void main(void)
Step VII : Keep checking the CCP1IF flag.	1
Ex. 11.4.1	CCP1CON = 0x02; // Initialize CCP1CON register
A 1 Hz pulse is given to timer 1 (T1CKI) and an LED is	for compare mode.
	$T_{2}CON = 0.00$ // $I_{2}S_{1}^{2}S_{2}^{2} = T_{2}CON f_{2}$
connected to the CCP1 pin. Write a program that counts the	T3CON = 0x 09 // Initialize T3CON for
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles	T3CON = 0x 09 // Initialize T3CON for // Timer 1 operation T1CON = 0x00: // Initialize T1CON internal
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program:	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program:	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program: #include < P18F458,h>	T3CON = 0x 09 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF;- // LOAD CCPR1H
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program: #include < P18F458.h> void main(void)	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCbits.TRISC2 = 0; //make CCP1 pin output
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> roid main(void) { CCP1CON = 0x02; // Initialize CCP1CON register.	T3CON = 0x 09 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCLits.TRISC2 = 0; //make CCP1 pin output while(1)
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program: #include < P18F458,h> void main(void) { CCP1CON = 0x02; // Initialize CCP1CON register // for compare mode.	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCbits.TRISC2 = 0; //make CCP1 pin output while(1) {
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> void main(void) { CCP1CON = 0x02; // Initialize CCP1CON register // for compare mode. T3CON = 0x00 ; // Initialize T3CON for Timer 1	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISChits.TRISC2 = 0; //make CCP1 pin output while(1) { TMR1H = 0;
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> woid main(void) { CCP1CON = 0x02; // Initialize CCP1CON register // for compare mode. T3CON = 0x00 ; // Initialize T3CON for Timer 1 // operation	T3CON = 0x 09 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCbits.TRISC2 = 0; //make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; DINITIE = 00000000000000000000000000000000000
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> void main(void) { CCP1CON = 0x02; // Initialize CCP1CON register // for compare mode. T3CON = 0x00; // Initialize T3CON for Timer 1 // operation T1CON = 0x02; // Timer 1, 16 bit , external	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCLits.TRISC2 = 0; // LOAD CCPR1H TRISCLits.TRISC2 = 0; // clear CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1bits. CCP1IF = 0; // clear CCP1IF flag
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> woid main(void) { CCP1CON = 0x02; // Initialize CCP1CON register // for compare mode. T3CON = 0x00; // Initialize T3CON for Timer 1 // operation T1CON = 0x02; // Timer 1, 16 bit , external clock , no prescaler	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF;. // LOAD CCPR1H TRISCbits.TRISC2 = 0; //make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1bits. CCP1IF = 0; //clear CCP1IF flag TICONbits.TMR1ON = 1; //start timer 1 hill CIPILE: CCP1IF = 0) //make FOR CCP1IF
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458.h> woid main(void) { CCP1CON = 0x02; // Initialize CCP1CON register // for compare mode. T3CON = 0x00; // Initialize T3CON for Timer 1 // operation T1CON = 0x02; // Timer 1, 16 bit, external clock, no prescaler CCPR1L = 50; // load CCPR1L	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF;, // LOAD CCPR1H TRISCLits.TRISC2 = 0; // LOAD CCPR1H TRISCLits.TRISC2 = 0; // make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1Lits. CCP1IF = 0; // clear CCP1IF flag TTCONbits.TMR1ON = 1; // start timer 1 while (PIR1bits. CCP1IF = 0); // wait FOR CCP1IF T1CONbits.TMR1ON = 0; // start Timer 1
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> void main(void) { CCP1CON = 0x02; // Initialize CCP1CON register	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCLits.TRISC2 = 0; // make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1Lbits. CCP1IF = 0; //clear CCP1IF flag TTCONbits.TMR1ON = 1; //start timer 1 while (PIR1bits. CCP1IF = 0); //wait FOR CCP1IF T1CONbits.TMR1ON=0; // stop Timer 1
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> woid main(void) { CCP1CON = 0x02; // Initialize CCP1CON register // for compare mode. T3CON = 0x00; // Initialize T3CON for Timer 1 // operation T1CON = 0x02; // Timer 1, 16 bit, external clock, no prescaler CCPR1L = 50; // load CCPR1L CCPR1H=00; // LOAD CCPR1H TRISCbits.TRISC2 = 0; //make CCP1 pin output TRISCbits.TRISC2 = 0; //make CCP1 pin output	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF;. // LOAD CCPR1H TRISCbits.TRISC2 = 0; //make CCP1 pin output while(1) { TMR1L=0; PIR1bits. CCP1IF = 0; //clear CCP1IF flag TTCONbits.TMR1ON = 1; //start timer 1 while (PIR1bits. CCP1IF = 0); //wait FOR CCP1IF T1CONbits.TMR1ON=0; // stop Timer 1 }
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> void main(void) { CCP1CON = 0x02; // Initialize CCP1CON register	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCLits.TRISC2 = 0; // LOAD CCPR1H TRISCLits.TRISC2 = 0; // make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR]bits. CCP1IF = 0; // clear CCP1IF flag TICONbits.TMR1ON = 1; // start timer 1 while (PIR1bits. CCP1IF = 0); // wait FOR CCP1IF T1CONbits.TMR1ON=0; // stop Timer 1 } Example CCP1IF = 0 = 15 Presented
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> woid main(void) { CCP1CON = 0x02; // Initialize CCP1CON register	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCLits.TRISC2 = 0; //make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1bits. CCP1IF = 0; //clear CCP1IF flag TTCONbits.TMR1ON = 1; //start timer 1 while (PIR1bits. CCP1IF = = 0); //wait FOR CCP1IF T1CONbits.TMR1ON=0; // stop Timer 1 } Ex 11.4.3 SPPU - Dec. 15, 8 Marks
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> woid main(void) { CCP1CON = 0x02; // Initialize CCP1CON register // for compare mode. T3CON = 0x00; // Initialize T3CON for Timer 1 // operation T1CON = 0x02; // Timer 1, 16 bit, external clock, no prescaler CCPR1L = 50; // load CCPR1L CCPR1H = 0; // LOAD CCPR1H TRISCbits.TRISC2 = 0; //make CCP1 pin output TRISCBITS.TRISC0=1 // make T1CKI an input while(1) {	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCbits.TRISC2 = 0; // LOAD CCPR1H TRISCbits.TRISC2 = 0; // make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1bits. CCP1IF = 0; // clear CCP1IF flag TTCONbits.TMR1ON = 1; // start timer 1 while (PIR1bits. CCP1IF = 0); // wait FOR CCP1IF T1CONbits.TMR1ON = 0; // stop Timer 1 } Ex 11.4.3 SPPU - Dec. 15, 8 Marks Write a program to generate a square wave with frequency
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> void main(void) { CCP1CON = 0x02; // Initialize CCP1CON register	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCbits.TRISC2 = 0; // LOAD CCPR1H TRISCbits.TRISC2 = 0; // make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1bits. CCP1IF = 0; // clear CCP1IF flag TTCONbits.TMR1ON = 1; // start timer 1 while (PIR1bits. CCP1IF = 0); // wait FOR CCP1IF T1CONbits.TMR1ON = 0; // stop Timer 1 } Ex 11.4.3 SPPU - Dec. 15, 8 Marks Write a program to generate a square wave with frequency 2.5 KHz and 50% duty cycle on the CCP1 pin Using timer 3. Soln ·
connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln.: C18 program : #include < P18F458,h> void main(void) { CCP1CON = 0x02; // Initialize CCP1CON register	T3CON = 0x 00 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock , 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCbits.TRISC2 = 0; // LOAD CCPR1H TRISCbits.TRISC2 = 0; // make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1bits. CCP1IF = 0; // clear CCP1IF flag TICONbits.TMR1ON = 1; // start timer 1 while (PIR1bits. CCP1IF = 0); // wait FOR CCP1IF T1CONbits.TMR1ON = 0; // stop Timer 1 } Ex 11.4.3 SPPU - Dec. 15, 8 Marks Write a program to generate a square wave with frequency 2.5 KHz and 50% duty cycle on the CCP1 pin Using timer 3. Soln. : Let XTAL = 10 MHz
<pre>connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 1 and when the count reaches 50, the LED toggles. Soln. : C18 program : #include < P18F458,h> void main(void) { CCP1CON = 0x02; // Initialize CCP1CON register</pre>	T3CON = 0x 09 // Initialize T3CON for // Timer 1 operation T1CON = 0x00; // Initialize T1CON internal //clock, 1: 1 prescaler CCPR1L = 83; // load CCPR1L CCPR1H=FF; // LOAD CCPR1H TRISCbits.TRISC2 = 0; // LOAD CCPR1H TRISCbits.TRISC2 = 0; // make CCP1 pin output while(1) { TMR1H = 0; TMR1L=0; PIR1bits. CCP1IF = 0; // clear CCP1IF flag TTCONbits.TMR1ON = 1; // start timer 1 while (PIR1bits. CCP1IF = 0); // wait FOR CCP1IF T1CONbits.TMR1ON = 0; // stop Timer 1 } Ex 11.4.3 SPPU - Dec. 15, 8 Marks Write a program to generate a square wave with frequency 2.5 KHz and 50% duty cycle on the CCP1 pin Using timer 3. Soln. : Let XTAL = 10 MHz f

Timer clock period $= \frac{1}{2.5 \text{ MHz}} = 0.4 \text{ }\mu\text{s}$

Frequency required = 2500 Hz

Period = $\frac{1}{2500} = 400 \,\mu s$

Assuming 50% duty cycle, period = $200 \,\mu s$

 $\therefore \frac{200 \ \mu s}{0.4 \ \mu s} = 500$

// and CCP1IF =1

//wait FOR CCP1IF (when match occurs LED toggles

T1CONbits.TMR1ON=0; // stop Timer 1
}

Ex 11.4.2

Write a program to generate a square wave with frequency 10 KHz and 50% duty cycle on the CCP1 pin. Use Timer 1.

Ð Microcontrollers (SPPU-E&TC) 11-4 **CCP** Programming \therefore Count = $65536 - 500 = (65036)_{10}$ **Syllabus Topic : Capture Mode** = FE0CH CCPR1H = FEH11.5 Capture Mode SPPU - Dec. 16 CCPR1L = 0CHUniversity Question C18 program : Q. Explain capture mode of PIC18FXXX in detail. #include < P18F458.h> (Dec. 2016, 4 Marks) void main(void) By programming the CCP1CON register bits the Capture mode of CCP module can be CCP1CON = 0x02;// Initialize CCP1CON selected. // register for compare mode. An event that is detected at the CCP1 pin will T3CON = 0x 42: // Initialize T3CON for Timer 3 load the contents of Timer 1 or Timer 3 into the // operation CCPR1H: CCPR1L register. CCPR1L = 0C;// load CCPR1L For capture mode the CCP1 pin operates as an CCPR1H=FE; /LOAD CCPR1H input pin for capturing the events. TRISCbits.TRISC2 = 0: //make CCP1 pin output When an event on CCP1 is detected in Capture TRISCBITS.TRISC0=1 // make T1CKI an input mode, the 16 bit values from the TMRxH: while(1) TMRxL registers of Timer 1 or Timer 3 is captured into CCPR1H:CCPR1L register .The TMR3H = 0;event can be detected on : TMR3L=0: 1. Every rising edge 2. Every falling edge PIR1bits. CCP11F = 0; //clear CCP1IF flag 3. Every 4th rising edge 4. Every 16th rising edge T3CONbits.TMR3ON = i; //start timer 3 If another capture occurs before the value in while (PIR1bits. CCP1IF= = 0); //wait FOR CCP1IF register CCPR1 register is read, the old T3CONbits.TMR3ON=0: // stop Timer 3 captured value will be lost. } The control bits CCP1M3:CCP1M0 in the CCP1CON register are used for selecting the event. The interrupt flag bit CCP1IF in the Ex 11.4.4 PIR1 register is set. A 1 Hz pulse is given to timer 1 (T1CKI) and an LED is connected to the CCP1 pin. Write a program that counts the number of pulses given to Timer 3 and when the count -Bdoc reaches 100, the LED toggles. Soln.: C18 program: #include < P18F458.h> Note : I/O pins have diode protection to V_{DD} and V_{SS}. 11.5.1: Capture Mode Block Diagram void main(void) CCP1CON = 0x02;// Initialize CCP1CON register // for compare mode. // Initialize T3CON for Timer 3 T3CON = 0x 42;//operation CCPR1L = 100;// load CCPR1L CCPR1H=00; // LOAD CCPR1H TRISCbits.TRISC2 = 0; //make CCP1 pin output Set flag bit CCP1IF (PIR1<2>) TRISCBITS.TRISC0=1 // make T1CKI an input while(1) 100N<3:0> TMR3H = 0;E.e. TMR3L=0; PIR1bits. CCP1IF = 0;//clear CCP1IF flag T3CONbits.TMR3ON = 1; //start timer 3 while (PIR1bits. CCP1IF = = 0); //wait FOR CCP1IF // stop Timer 3 T3CONbits.TMR3ON=0; }

Sec.

11.5.1 Steps for Programming in **Capture mode**

Following are the steps for programming in Capture mode :

Step I :	Initialize the CCP1CON register for capture mode operation
Step II :	Initialize the T3CON Register for selecting the desired timer (Timer 1 or Timer 3).
Step III :	Initialize the CCP1 pin i.e. RC2 pin as an input pin.
Step IV :	Read the Timer 1 or Timer 3 values on first rising edge and store it
Step V :	Read the Timer 1 or Timer 3 values on second rising edge and store it
Step VI :	Subtract the value obtained in step 4 from value obtained in step 5.

11.5.2 Measuring Period of a Pulse

Fig. 11.5.2 shows how capture mode is used to measure the period of a pulse applied to the CCP1 pin of the CCP module in terms of the system clock period. Generally the done measurement is with respect to f_{osc} T_{SCLK}(system clock) i.e.



Fig. 11.5.2 : Measuring period of pulse in capture mode Ex 11.5.1 SPPU - May 16, 9 Marks

A pulse is given to the CCP1 pin on its rising edge. Write a program that measures the period of the pulse and sends it to PORT B and PORT D.

Soln. : C18 program :

#include < P18F458.h>	
{	
CCP1CON = 0x05;	// Initialize CCP1CON
	// register for capture mode.
T3CON = 0x 00	// Initialize T3CON for
	// Timer 1 operation
T1CON = 0x00;	// Timer 1 , 16 bit,
	// internal clock , 1:1prescaler
CCPR1L = 00;	// Load CCPR1L
CCPR1H=00;	// LOAD CCPR1H
TRISB=0;	// make PORT B an output port

CCP Programming





Syllabus Topic : PWM Mode

11.6 PWM Mode

SPPU - Dec. 15

University Question Q. Explain PWM generation with example.

(Dec. 2015, 8 Marks)

- Pulse width modulation is a feature of the CCP (Capture/Compare/pulse width modulation). This feature allows the programmer to generate pulses that are having variable widths.
- In the earlier sections we have seen how to generate PWM using timers. However, if we use the CCP module for PWM generation then programming becomes easier.
- Mostly PWM is used for DC motor control.
- Two important factors considered during PWM generation are :
 - (i) Duty cycle of the pulse.
 - (ii) Period of the pulse.
- The duty cycle of a pulse is the part for which the pulse is high for the given period of time. Generally, it is expressed in terms of percentage eg : if a pulse of 8 ms, is high for 4 ms then duty



CCP Programming

11.6.1 Period of PWM
- The Timer 2 and register PR2 are used by the
CCP module for PWM generation. The PR2
register is used for setting the period of PWM
as,

$$T_{PWM} = [(PR2) + 1] 4 \times N \times T_{OSC}$$

Where $T_{PWM} = required PWM period$
 $N = Prescaler set by T2CON$
(Timer 2 control register)
i.e. 1, 4 or 16
 $T_{osc} = \frac{1}{F_{OSC}} \therefore PR2 = \left[\frac{F_{OSC}}{F_{PWM} \times 4 \times N}\right] - 1$
If PR2 = 255 and N = 16, then we get maximum
value of T_{PWM}
i.e. $T_{PWM} = [(255 + 1)] \times 4 \times 16 \times T_{OSC}$
 $T_{PWM} = 16382 T_{OSC}$ or $F_{PWM} = \frac{F_{OSC}}{16382}$
Ex. 11.6.1
Find the PR2 value for following frequencies assuming
XTAL = 10 MHz and prescaler = 4.
a) 10 KHz b) 20 KHz
Soln.:
(a) PR2 value = $\left[\frac{F_{OSC}}{F_{PWM} \times 4 \times N}\right] - 1$
PR2 value = $\left[\frac{10 \times 10^6}{10 \times 10^8 \times 4 \times 4}\right] - 1 = 62 - 1$
PR2 value = 61
(b) PR2 value = $\left[\frac{10 \times 10^6}{20 \times 10^3 \times 4 \times 4}\right] - 1$
PR2 value = 30
11.6.2 Duty Cycle of PWM
The dute walle of a mulce is the port for mulciple of 50
 $\frac{62 \times 50}{100} = 31$
 \therefore CCPR1L = 31 and
 \therefore CCPR1L = 31 and

- The duty cycle of a pulse is the part for which the pulse is high for the given period of time. A 10 bit register comprising of 8 bits from CCPR1L register and 2 bits from CCP1CON register is used for setting the duty cycle.
- Of the 10 bits, the upper 8 bits are from the CCPR1L register and lower 2 bits are DC1B2 : DC1B1 of CCP1CON register. The lower two bits are for the decimal part of duty cycle as shown in Table 11.6.1.

1 adie 11.0.1		
DC1B2	DC1B1	Decimal point
0	0	0
0	1	0.25
1	0	0.5
1	1	0.75

- need a duty cycle of 20% $\% \times 100 = 20$ 1 = 00
- e need a duty cycle of 25% $\% \times 50 = 12.5$

and DC1B2 : DC1B1 = 10l part.

s PR2, CCPR1L and DC1B2 : M frequencies if we need a 50% Hz.

$$PR2 = \left[\frac{F_{OSC}}{F_{PWM} \times 4 \times N}\right] - 1, \text{ Let } N = 16$$
$$PR2 = \left[\frac{10 \times 10^6}{1 \times 10^3 \times 4 \times 16}\right] - 1 = 155$$

0%

$$155 \times 50\% = 77.5$$

C1B2 : DC1B1 = 10 for

$$PR2 = \left[\frac{F_{OSC}}{F_{PWM} \times 4 \times N}\right] - 1$$
$$PR2 = \left[\frac{10 \times 10^{6}}{2.5 \times 10^{3} \times 4 \times 16}\right] - 1 = 62$$

)%.

nd DC1B2: DC1B1 = 00

11.6.3 Steps for Programming the **CCP Module for PWM Generation**

Step I :	Load the PR2 register for setting the PWM period.
Step II :	Load the CCPR1L register with higher 8 bits for setting the duty cycle.
Step III :	Set the CCP1pin i.e. RC2 pin output.
Step IV :	Set the timer 2 prescalar value using the T2CON register.
Step V :	Clear the TMR2 register.
Step VI :	Set the CCP1CON register for PWM, DC1B2 : DC1B1 for decimal part of the duty cycle.
Step VII:	Start timer 2.

Microcontrollers (SPPU-E&TC)			
Ex. 11.6.3 SPPU - Dec. 15, 4 Marks			
50% duty cycle on CCP1 pin. Assume XTAL = 10 MHz. Let $N = 16$			
Soln. : As seen in Ex. 11.6.2 the values of PR2,			
CCPR1L and DC1B2 : DC1B1 for 1 KHz frequency			
are PR2 = 155, CCPR1L = 77 and DC1B2 : DC1B1 = 10.			
C18 program :			
#include < P18F458.h>			
void main(void)			
CLPICON = 0; //clear CCPICON register.			
PR2 = 155; //PR2 = $\frac{10 \times 10}{1 \times 10^3 \times 4 \times 16} - 1 = 155$			
CCPR1L = 77; //50% duty cycle			
TRISCbits.TRISC2 = 0; //make CCP1 pin output			
T2CON = 0x03; //timer 2, 16 prescale, no postscaler			
CCP1CON = 0x2C; //PWM mode,			
// DCIB2 : DCIB1 = 10 for 0.5			
T2CONbits.TMR2ON = 1: $//start timer 2$			
while(1)			
PIR1bits. TMR2IF = 0; //clear timer 2 flag			
while (PIR1bits. $TMR2IF = = 0$);			
//wait hil end of period.			
1			
Ex. 11.6.4 SPPU - May 2015, May 2016, 8 Marks			
Write a program for 1 KHz 10% duty cycle PWM waveform.			
Soln.: For 1 KHz			
$PR2 = \left[\frac{F_{OSC}}{F_{OSC}}\right] - 1, \text{ Let } N = 16$			
$\begin{bmatrix} 10 \times 10^6 \end{bmatrix}$			
$\therefore \text{ PR2} = \left\lfloor \frac{10 \times 10}{1 \times 10^3 \times 4 \times 16} \right\rfloor - 1 = 155$			
For duty cycle of 10%			
$155 \times 10\% = 15.5$:.CCPR1L = 15			
and $DC1B2: DC1B1 = 10 \text{ for } 0.5 \text{ part.}$			
PK2 = 155, CCPR1L = 15 and DC1B2 · DC1B1 - 10			
$\frac{1}{\text{#include} < P18F458 \text{ h} > 4}{\text{ and } \text{ h} < 1}$			
(Linhight)			

Ħ.j'n

CCP1CON = 0; //clear CCP1CON register. PR2 = 155; //PR2 = $\frac{10 \times 10^{5}}{1 \times 10^{3} \times 4 \times 16} - 1 = 155$ CCPR1L = 15; //10% duty cycle CCP Programming



Ex. 11.6.5

Write a program to create a 2.5 KHz PWM frequency with 50% duty cycle on CCP1 pin. Assume XTAL = 10 MHz. Let N = 16.

Soln.:

$$PR2 = \left[\frac{F_{OSC}}{F_{PWM} \times 4 \times N}\right] - 1$$
$$PR2 = \left[\frac{10 \times 10^{6}}{2.5 \times 10^{3} \times 4 \times 16}\right] - 1 = 62$$

For 50% duty cycle

$$\frac{62 \times 50}{100} = 31$$

$$\therefore$$
 CCPR1L = 31 and DC1B2 : DC1B1 = 00

C18 program :

#include <P18F458.h>

void main (yoid)

}

Ex. 11.6.6 SPPU - Dec. 14, 8 Marks

Create a 2 KHz PWM frequency with 25% duty cycle on the CCP1 pin. Assume XTAL = 10 MHz.

For 2 KHz

$$PR2 = \left[\frac{F_{OSC}}{F_{PWM} \times 4 \times N}\right] - 1$$

Let N = 16

: PR2 =
$$\left[\frac{10 \times 10^6}{2 \times 10^3 \times 4 \times 16}\right] - 1 = 78 - 1 = 77$$

For 25% duty cycle,

$$77 \times \frac{25}{100} = 19.25$$

 \therefore CCPR1L = 19 and DC1B2 : DC1B1 = 01

C program :

#include <P18F458.h>

void main (void)

CCP1CON = 0; // Clear CCP1CON register
PR2 = 77; // PR2 =
$$\frac{10 \times 10^6}{2 \times 10^3 \times 4 \times 16}$$
 - 1 = 77
CCPR1L = 19; // 25% duty cycle
TRISCbits.TRISC2 = 0; // make CCP1 pin output
T2CON = 0x03; // Timer 2, 16 prescaler, no postscaler
CCP1CON = 0x1C; // PWM mode, DC1B2:
// DC1B1 = 01
TMR2 = 0; // Clear Timer 2
T2CONbits.TMR2ON = 1; // Start Timer 2
while (1)
{
PIR1bits.TMR2IF = 0; // Clear timer 2 flag
while (PIR1bits.TMR2IF = = 0);
// wait till end of period

11.7 DC Motor Control

- The DC motor (direct current) motor rotates continuously. It is a device that translates electrical pulses into mechanical movement.
- It has two terminals i.e. positive and negative.

- By connecting DC power supply to these terminals the motor rotates in one direction. If the polarity of power supply is reversed the direction of rotation reverses.
- The speed of DC motor is measured in revolutions per minute (RPM).
- As the supply voltage increases, the speed of the DC motor increases. However we cannot exceed the supply voltage beyond rated voltage.
- The speed of DC motor depends on load. At noload the speed of DC motor is highest. As the load is increased the speed decreases.
- Overloading of the DC motor can damage it because of excessive heat generated due to high current consumption.

Fig. 11.7.1 shows the DC motor rotation for

clockwise and anticlockwise rotation. The

direction of rotation reverses as the polarity of

11.7.1 Unidirectional Control

supply voltage polarity reverses.

Clockwise rotation Anticlockwise rotation Fig. 11.7.1 : DC motor rotation

11.7.2 Bidirectional Control

By using switches for charging the power supply polarity we can control the direction of rotation of DC motor as shown in Fig. 11.7.2.



Fig. 11.7.2 : Bidirectional control of DC motor

Table 11.7.1	: Switch	configurations
--------------	----------	----------------

SW0	SW1	SW2	SW3	Motor operation
ON	ON	ON	ON	OFF
OFF	ON	ON	OFF	Clockwise
ON	OFF	OFF	ON	Counter clockwise
OFF	OFF	OFF	OFF	Invalid

11.7.3 Interfacing DC Motor using L293 H-Bridge

- Since the motor requires high current, it cannot be driven from the pins of PIC18 microcontroller directly. As already seen a power transistor is to be connected to drive the motor, but it cannot drive the motor in both the directions. Hence to drive motor in either directions we need an H-bridge.
- Fig. 11.7.3(a) shows the pin diagram while Fig. 11.7.3(b) shows the block diagram of L293.



Fig. 11.7.3(a) : Pin Diagram of L293

- The L293 is a quadruple high-current half-H driver.
- The L293 is designed to provide bidirectional drive currents of up to 1 A at voltages from 4.5 V to 36 V.
- It is designed to drive inductive loads such as relays, solenoids, dc and bipolar stepping motors, as well as other high-current/highvoltage loads in positive-supply applications.
- All inputs are TTL compatible. Each output has a Darlington transistor sink and a pseudo-Darlington source.
- Drivers are enabled in pairs, with drivers 1 and 2 enabled by 1,2EN and drivers 3 and 4 enabled by 3,4EN. When an enable input is high, the associated drivers are enabled, and their

outputs are active and in phase with their inputs.

- When the enable input is low, those drivers are disabled, and their outputs are off and in the high-impedance state.
- With the proper data inputs, each pair of drivers forms a full-H (or bridge) reversible drive suitable for solenoid or motor applications.



The Table 11.7.2 shows how an output can be enabled

Table 11.7.2 : Function Table (each driver)

În	puts	Output Y
A	EN	
н	H	Η
L	H	L
X	L	Z

H = high level, L = low level, X = irrelevant, Z = high impedance (off)

CCP Programming





Ex. 11.7.1

A switch is connected to pin RD3. Write a program to monitor the status of switch and do the following :

- (a) if switch = 0, DC motor moves clockwise
- (b) If switch = 1, DC motor moves anticlockwise

Soln. :



Fig. P. 11.7.1 : Interfacing DC motor with L293 and PIC18F458 to control the direction of motor

11-11



SPPU - Dec. 16 University Question Q. How the speed of the DC motor is controlled by PWM, explain in brief ? (Dec. 2016, 6 Marks)

- The DC motor speed is dependent on three factors
 - (i) voltage (ii) current and (iii) load.
- For a fixed load steady speed can be maintained by using a technique called **pulse width modulation (PWM).**
- By changing (modulating) the width of the applied pulse to the DC motor we can increase or decrease the amount of power provided to the motor, thereby increasing or decreasing the motor speed.
- Although the voltage has a fixed amplitude, its duty cycle varies. The wider the pulse greater is the motor speed.
- Hence PWM is widely used in DC motor control.
- The ability to control the speed of DC motor using PWM is one of the reasons why DC motors are preferable over AC motors.
- AC motor speed is dictated by AC frequency of voltage applied to motor and frequency is fixed.


CCP Programming

458 using PWM



- Port RB2 controls the switching of DC motor.
 When RB2 is low, motor is switched ON and when RB2 is high motor is switched off.
- In MOSFET circuit, the zener diode keeps the gate voltage below rate maximum gate voltage for MOSFET.

Ex. 11.7.2 SPPU - May 15, Dec. 15, May 16, 10 Marks, Lab assignment

Draw an interfacing diagram and write an algorithm for DC Motor speed controller using PIC18xxx.

OR

Design a PIC based system to interface DC motor to monitor the status of switch connected to pin RC2 and do the following :

- (a) If SW = 0, the DC motor moves with 50% duty cycle pulse.
- (b) If SW = 1, the DC motor moves with 25% duty cycle pulse



Algorithm :

Step I :	Initialize RB2 (Port B port pin 2) as output.
Step II :	Initialize RC2 (Port C pin 2) as input
Step III :	Switch off DC motor
Step IV :	Check if SW= 1 (i.e. check RC2) if yes
and the second sec	move the DC motor with 25% duty cycle. Otherwise goto step VII.
Step V :	Wait for sometime till motor rotates with 25% duty cycle.
Step VI :	Go to Step IV
Step VII :	Rotate DC motor with 50% duty cycle
store .	i.e. RB2 is high for two time periods and low for two time periods.
Step VIII :	Go to step IV

Flowchart :



Microcontrollers (SPPU-E&TC)	11-13		CCP Programming
C18 program :	#de	fine MOTOR PORTBbits.RB2	
<pre>#include <p18f458.h> #define SW PORTCbits.RC2 #define MOTOR PORTBbits.RB2 void delay (unsigned int value); void main (void)</p18f458.h></pre>		<pre>void delay (unsigned int valu void main (void) { unsigned char z ; TRISCbits.TRISC1 = 1 ; TRISCbits.TRISC0 = 1 ;</pre>	e); // RC1 = input // RC0 = input
TRISChits. TRISC2 = 1; //Make RC2 an input TRISBbits. TRISB2 = 0; // Make RB2 an output while (1)	t I	TRISBbits.TRISB2 = 0; while (1)	// RB2 = output
$\begin{cases} \text{if } (SW = = 1) \\ \end{cases}$		z = PORTC; z = z & 0x03; switch (z)	//Read RC1 and RC0 // Mask the unused bits // make Jecision
MOTOR = 1; // Rotate motor with 25% duty cycl Delay (25); MOTOR = 0;	le Case	{ (0): { MOTOR = 1: //Retate m	ator with 25% duty cycle
Delay (75) ; } else { MOTOR = 1 ; //Rotate motor with 50% duty cycl	• e	Delay (25) ; MOTOR= 0 ; Delay (75) ; break ;	ood win 200 day cycle
Delay (50) ; MOTOR = 0 ; Delay (50) ; }	Case	<pre>} (1); { MOTOR = 1 ; // DC motor Delay (50); MOTOR = 0;</pre>	moves with 50% duty cycle
<pre>void delay (unsigned int value) { unsigned char i, j; for (i = 0; i < 1275; i + +) for (j = 0; j < value; j + +); }</pre>	case	Delay (50) ; break ; { (2) : { MOTOR = 1 ;	// DC motor moves with
Ex. 11.7.3 Design a PIC based system to interface DC motor to moni wo switches that are connected to pins RC1 and RC2. Wr C program to monitor the status of both the switches a	itor rite	 Delay (75) ; MOTOR = 0 ; Delay (25) ; break ; 	// 75% duty cycle
o the following : SW2 SW1 (RC1) (RC0) 0 0 DC motor moves slowly (25% duty	case	} (3) ; { MOTOR = 1 ;	// DC motor moves with
0 1 DC motor moves moderately (50%		Delay (100) ;	//100% duty cycle
1 0 DC motor moves fast (75% duty	-	break ; }	
1 1 DC motor moves very fast (100% duty cycle)		}	
oln.: Fig. P. 11.7.2 shows the interfacing of D notor to PIC18F458 using PWM.		void delay (unsigned int value) (
18 program :	100	unsigned char i, j ;	
include <p18f458.h> define SW2 PORTChits.RC1 define SW1 PORTChits.RC0</p18f458.h>		for $(i = 0, i < 1275, i++)$ for $(j = 0; j < value; j ++)$);

a Noist S

Syllabus Topic : DC Motor Control with CCP

11.7.6 DC Motor Control with CCP

- The PWM feature is used for controlling the DC motors.
- We program the PR2, TMR2 to get PWM.
- Fig. 11.7.8 shows the DC motor control with CCP1 pin.
- Now we will write a program that monitors the switch. If switch is low, PIC18 creates a duty cycle of 50% PWM and if the switch is high a 75% duty cycle PWM is created.



Fig. 11.7.8 : Interfacing DC motor to PIC18F458 using PWM

C18 program :

#include <P18F458.h> #define switch PORTBbits.RB2 void main () { TRISCbits, TRISC2 = 0; //RC2 = output TRISBbits, TRISB2 = 1; //RB2 = inputCCP1CON = 0x0C;// PWM mode PR2 = 100;// Timer 2, 16 prescaler, no postscaler T2CON = 0x03; while (1) ÷ if (switch = = 0) CCPR1L = 50;// 50% duty cycle else CCPR1L = 75;// 75% duty cycle TMR2 = 0;// Clear Timer 2 PIR1bits.TMR2IF = 0; // Clear Timer 2 interrupt flag T2CONbits.TMR2ON = 1; // Start Timer 2 while (PIR1bits.TMR2IF = = 0); // wait for end of period



12.1 Basics of Serial Communication Protocol

- The word, *communication* specifies, data transfer between two points.
- The data may be a digital or analog in nature.
- We will consider only digital data transfer because microprocessor is digital circuit. Suppose you want to transfer data from Point A to Point B. There are two possible ways of doing it :
 - (1) Parallel data transfer
 - (2) Serial data transfer.
- In parallel data transfer 8 data lines are needed to transfer a byte of data. The data transferred is 8 bits at a time.
- In serial data transfer one bit is transferred at a time over a single line.
- For transmitting data over long distances using parallel communication is impractical because of the increase in cost of cabling. Parallel data transfer cannot be used for devices like cassette tapes, CRT terminal etc. In such cases serial communication is used.

Now let's compare the specified 2 methods of data transfer.

Sr. No.	Parallel data transfer	Serial data transfer
1.	8 bits of data is transferred at a time.	One bit of data is transferred at a time.
2.	9 lines required to be connected between 2 points.	Only 2 lines required to be connected.
З.	Data transfer is fast.	Data transfer is slow.
4.	More advantageous over small distances only.	More advantageous over long distances.

12.1.1 Types of Communication Systems

The communication systems are classified on the basis of transmission :



Simplex

1.

- The simplex is one way transmission.
- The connection exists such that data transfer takes place only in one direction.
- There is no possibility of data transfer in the other direction.
- System A is transmitter and system B is receiver only.

2. Duplex

The duplex is two way transmission. It is further divided in 2 groups :

(a) Half duplex (b) Full duplex.

(a) Half duplex

- It is a connection between two terminals such that, data may travel in both the directions, but transmission activated in one direction at a time.
- This indicates that the line has to turn around after communication is complete in one direction.

(b) Full duplex

It is a connection between two terminals such that, data may travel in both the directions simultaneously. So it will contain one way transmission or two way transmission at a time. Fig. 12.1.1 shows the simplex, half and full duplex data transfers.





Fig. 12.1.1 : Simplex, half and full-duplex data transfers

MSSP Stru., UART & Inter. Serial Port

Fig. 12.2.1 : Asynchronous data format



(c) Full duplex data transfer

Fig. 12.1.1 : Simplex, half and full-duplex data transfers

12.2 Serial Transmission Formats

In serial communication, two formats of data transfer are used. These two formats are :

1.	Asynchronous	2.	Synchronous	
				,

12.2.1 Asynchronous Data Transfer

- It is a 'character' oriented data transfer. In this one data byte is transferred serially at a time. When data is not transferred output line stays HIGH.
- The start of data is indicated by a low start bit. The start bit is used to synchronise transmitter and receiver. After the start bit, data bits are transferred serially D_0 , D_1 ... D_7 (least significant bit first).
- The data bits are followed by a one or more high stop bits. After the stop bits same logical level is maintained on output line i.e. marking state for next data byte.
- At the receiver end the receiver will check for marking state. When it detects a low on data line for 1 bit time it is treated as valid start bit.
- After start bit it will start accepting data bits D_0 to D_7 . At the end it will check stop bits and go back to initial marking state. This process is repeated for next data byte.
- The asynchronous data format consists of a start bit, data bits and stop bits (also called as frame) is as shown in Fig. 12.2.1.
- The clock to both transmitter and receiver are separate. But the operating frequency for both is maintained same.
- The bit period (baud rate) is pre-decided to maintain synchronization between the transmitter and receiver.



The Table 12.2.1 gives the list of asynchronous data format standards.

LUDIC 14.4.	Fat	ole	12	.2.	1
-------------	-----	-----	----	-----	---

- Specification	Typical values
Data bits/character	5, 6, 7 or 8
Stop bits	1, 1½ or 2
Parity bit	Odd or even parity
Baud rates	75, 100, 150, 300, 600, 1200, 2400, 4800, 9600, 19200.

12.2.2 Synchronous Data Transfer

- It is a **'block or packet of data'** oriented data transfer. The block(s) of data bytes are transferred serially.
- Packet of data is of size 'n'. The data bytes in a block are transferred one after the other. As shown in Fig. 12.2.2 D_0 to D_7 data bits of data₁, data₂, data_n; is transferred serially.

MSSP Stru., UART & Inter. Serial Port

Before sending data, special characters are transferred by transmitter to achieve synchronization between transmitter and receiver.



- This special character is called as Sync character.
- Normally the output line of transmitter is HIGH i.e. marking state.
- To start transmission, the sync character bits are sent by transmitter followed by data bits.
- At receiver end, the receiver will go on checking input line.
- The checking operation is comparing **previous** 8 **bits** of data received with receivers sync character. When match occurs i.e. both the bit patterns are exactly equal then it is considered that the receiver is in synchronization with transmitter.

- When the receiver is synchronized, it will go on accepting data bits in same sequence i.e. D_0 to D_7 and so on.
- The term, *previous 8 bits* is used for sync character.
- It specifies previously accepted 7 bits and present bit will be 8th bit.
- The sync character may be any digital bit pattern which is used for transmitter and receiver. Refer Fig. 12.2.2.
- The clock to both transmitter and receiver is same. If there is little difference between clock synchronization the synchronous method will accept wrong data bits so the same clock is used.

12.2.3 Comparison of Asynchronous and Synchronous Format

Sr. No.	Asynchronous data transfer	Synchronous data transfer
1.	It is used to transfer	It is used to transfer
	one character at a	a block of characters
	time.	at a time.
2.	Used for data	Used for high data
jā	$ $ transfer rates ≤ 20 k	transfer rates ≥ 20 k
2	bits / second.	bits / second.
3.	Sync characters are	Sync characters are
1.1	not transmitted	transmitted along
ز	along with	with the group of
	characters.	characters.
4.	Start bit and stop bit	No start and stop
	for each character is	bit is used.
	present which forms	
~	a irame.	
э.	1wo separate clock	both transmitter
	for transmitter and	and receiver
	receiver	and receiver.
6.	No synchronization	Since
	is required hence	synchronization is
	hardware and	involved, this can be
	software	implemented by
7	implementation is	using hardware
·	possible.	only.
7.	Speed is less,	Speed is high
	because overheads	because overheads
	are more per byte	are spread over a
	(start bit, stop bit(s)	frame or packet of
	etc.)	data bytes.

Fig. 12.2.2 : Synchronous data format

Contraction of the second

	Microcontrollers (SPPU-E&TC)	2-4	MSSP Stru., UART & Inter. Serial Port
] ; 2	12.2.4 Baud Rate In serial communication the rate at which data bits are transmitted generates a term Baud rate . The Baud rate is defined as bits / second or the changes in voltage levels / second. Baud = $\frac{\text{Bits transmitted}}{\text{Second}}$ Typical Baud rates are 110, 300, 600, 1200, 2400, 4800 and 9600. A teletypewriter typically uses 110 Baud. Transmission rate = 110 Baud = 110 bits / sec. Time for one bit = $\frac{1}{110}$ = 9.1 ms.		connectors. RS232 is communication protocol that is used for exchanging data between two devices e.g. two computers, a mobile and a computer etc. In 1963 the RS232 standard was modified to RS232A. In 1965 and 1969 the standard was modified to RS232B and RS232C. Today, it is called as RS232 and is the most widely used standard for serial I/O interfacing. However, the input and output voltage levels of the RS232 standard are not TTL compatible. This is because the standard was set before the TTL logic family was introduced. In RS232 standard a bit 0 is representated by
-	Syllabus Topic : Study of RS 232		+3 to +25V, while a bit 1 is representated by -3 to $-25V$.
1	 1.2.3 Study of RS 232 A standards working committee that is today called as the Electronic Industries Association (EIA) in 1990, for data communication equipment introduced a common interface standard. During that phase, the data communications was referred to be a method of exchanging the digital data between a mainframe computer and a remote computer terminal, or without a computer to exchange the data between two remote terminals. 	- - RS	Hence, for connecting any RS232 to a microcontroller we need voltage converters like MAX232 to convert the TTL logic levels to RS232 voltage levels and vice-versa in serial communication. MAX232 is a line driver (voltage converter) that converts RS232 voltage levels to TTL voltage levels and vice-versa. This interface is useful for point-to-point communication at slow speeds. Ex. COM1 port in a PC can be used for a mouse, COM2 port can be used for a modem. -232 serial communications
	These devices where the digital data was to be transferred were connected through the telephone voice lines. These telephone lines needed a modem at the transmitter and the receiver end for the signal translation.	-	The EIA RS-232C serial communication standard is a universal standard, originally used to connect teletype terminals to modem devices. Fig. 12.3.1 shows a PC connected to a device
	This system was simple to implement. However many data were observed while the data was transmitted through the analog channel. This made the system design complex.		such as a modem or a serial printer using the RS-232C connection. In a modern PC the RS- 232C interface is referred to as a COM port. The COM port uses a 9-pin D-type connector to
-	Then it was recommended that there must be a standard that will ensure reliable communication between the nodes. Also the standard must be compatible of making connections with the equipments that are produced by different manufacturers. The above two parameters will support mass production of the standard in competition to the different		attach to the RS-232 cable. The RS-232 standard defines a 25-pin D-type connector but in newer systems the connector is reduced to a 9-pin device so as to reduce the size. Fig. 12.3.2 also shows a simple three wire connection to support full-duplex serial communication. The RS-232C (COM port) standard includes

market standards. With all these ideas into

mind, the RS232 standard was developed. The

RS232 standard specifies the signal voltages,

signal timing, signal function and mechanical

The RS-232C (COM port) standard includes additional signal wires for "hand-shake" the fundamental purposes, but serial communication can be achieved with just three wires as shown.

MSSP Stru., UART & Inter. Serial Port

1.0



12-6

MSSP Stru., UART & Inter. Serial Port

Pin Number	Common Name	RS 232 C Name	Description	Signal Direction on DCE
14		SBA	Secondary transmitted data	IN
15		DB	Transmission signal element timing (DCE source)	OUT
16		SBB	Secondary received data	OUT
17		ŬD	Receiver signal element timing (DCE source)	OUT
18			Unassigned	· •.
19		SCA	Secondary request to send	IN State
20	DTR	CD	Data terminal ready	IN
21		CG	Signal quality detector	OUT
22		CE	Ring indicator	OUT
23	-	CH/CI	Data signal rate selector (DTE/DCE source)	IN/OUT
24		DA	Transmit signal element timing (DTE source)	IN
25			Unassigned	50

- It is a bus standard used for transmitting and receiving Serial Data.
- The format specifies handshake as well as communication signals, and gives hardware specifications.

12.3.2 Hardware Specifications or Features

- Voltage levels +3 V ... +25 V for logic 0 and -3 V ... -25 V for logic 1.
- 2. Transmission line should be a Twisted pair wire with capacitance between 300 ... 2500 pF.
- Max length of the line = 50 ft at maximum baud rate of 20 K. For lower baud rates the distance can be increased from 2000 to 3000 feet.

- 4. The circuit should be single end, bi-polar, voltage un-terminated.
- 5. Maximum common mode output voltage \pm 25 V.
- 6. Driver slew rate is $30 \text{ V/}\mu\text{s}$.

12.3.3 Signal Specifications

The Data Terminal Equipment (DTE) wants to send data through the Data Communication Equipment (DCE), to a Remote MODEM. The signals used for this purpose are as follows :

(1) $\overline{\text{DTR}}$ (Data Terminal Ready)

- The DTE alerts the DCE for data communication by sending this signal.
- In response to this signal, the DCE prepares itself for the communication.

(2) $\overline{\text{DSR}}$ (Data Set Ready)

The DCE sends this signal to the DTE to inform the DTE that it is ready for communication.

(3) **RTS** (Request To Send)

- Once DTE receives the DSR, it prepares itself for the data transfer.
- It initializes the Memory pointer and the Byte Counters.
- It then sends the RTS signal to the DCE, to inform that it is ready for the transfer.

(4) DCD (Data Carrier Detect)

- In response to the $\overline{\text{RTS}}$, DCE tries to make contact with the Remote MODEM.
- If the Carrier is detected it informs the DTE about it through the $\overline{\text{DCD}}$ signal.

(5) $\overline{\text{CTS}}$ (Clear To Send)

- Once a stable contact is established with the Remote MODEM, the DCE sends the

CTS to DTE.

- Due to this, the transmission begins.

MSSP Stru., UART & Inter. Serial Port

and the second second

12.3.4 Data Transmission and Reception using RS232C

Modems and other devices used to send serial data, are called as DCE i.e. Data Communication Equipments. The computers that transfer or receive serial data are called as DTE i.e. Data Terminal Equipments. The signals and handshake signals are transferred between DTE and DCE.





Operation

- (i) When DTE is turned ON, after performing self checking, it sends DTR (Data terminal ready) to the MODEM.
- (ii) Upon receiving DTR, MODEM responds by giving DSR (Data set ready) to indicate it is active for taking part in data transfer.
- (iii) The MODEM then sends signal to other end and upon receiving yes from other side, makes

 \overline{CD} (Carrier Detect low).

- (iv) The DTE then sends a signal RTS (Request To Send) signal to the MODEM.
- (v) The MODEM when ready to transfer data sends signal CTS (Clear To Send.)

The DTE then transmits data on TxD line. Similar handshake signals are exchanged between DTE and MODEM for receiving data on RxD line.

Fig. 12.3.6 shows the flowchart for handshaking process when an RS232C data port is used to exchange data with the modem.



Check if the modem is ready Wait until it is low Initialize pointers and counters for the text to be transmitted

> The DTE requests of the data channel to begin transmission

> Make sure modem has made contact with remote modem

Wait until remote carrier is detected

When CTS goes Icw the modern and communications channel are ready for transmission

Wait for modern to be ready

Fig. 12.3.6 : Flowchart for RS-232 connection

Syllabus Topic : RS-485

12.4 Study of RS-485

Q. Explain the following bus standard : RS485

EIA standard RS-485 was introduced in 1983, is upgraded version of EIA RS422-A. an Increasing use of balanced data transmission lines in distributing data to several system components and peripherals over long lines brought about the need for multiple driver / receiver combinations on a single twisted pair line.

MSSP Stru., UART & Inter. Serial Port

It considers RS422-A requirements for balanced line transmission along with added features allowing multiple drivers and receivers.

Fig. 12.4.1 shows an application with multiple drivers and receivers.



Standard RS-485 differs from the other standards i.e. RS232, RS422-A in the features that allow **multipoint communication**.

12.4.1 Features for Drivers

The features for drivers are :

(i) A driver can drive upto 32 unit loads and total line termination resistance of 60 Ω or more (one unit load is typically one passive driver and one receiver). Thus, RS485 supports 32 drivers and 32 receivers (supporting bi-directional-half duplex-multi-drop communication).

- (ii) The driver output, off leakage current must be 100 μ A or less with line voltage from 7 V to + 7 V.
- (iii) The driver must be capable of providing differential output voltage of 1.5 V to 5 V with common-mode line voltages from -7V to + 12 V.
- (iv) The drivers must have self protection against contention. (Multiple drivers contending for the transmission line at same time). No driver damage will occur when outputs are connected to a voltage source of -7 V to +12 V irrespective of the state of binary output (i.e. 0 or 1)

12.4.2 Features for Receivers

- The **features** for receiver are :
 - (i) High receiver input resistance of $12 \text{ K}\Omega$ is minimum.
 - (ii) Differential input sensitivity of \pm 200 mV over a common mode range of 7 V to + 12 V
 - (iii) A receiver input common mode range of -7 V to + 12 V
- The SN75172B and SN75174B drivers exhibit a differential output transition time of 75 ns maximum. This parameter is the key to maximum speed at which the driver can operate in accordance with EIA RS-485 specifications.

12.4.3 Specifications of the RS485

Specifications	RS485
Mode of Operation	Differential
Total Number of Drivers and Receivers on One Line DRIVER	32 Drivers 32 Receivers
Maximum Cable Length	4000 ft.
Maximum Data Rate	10Mb/s
Maximum Driver Output Voltage	- 7V to +12V
Driver Output Signal Level (Loaded Min.) (Loaded)	+/1.5V
Driver Output Signal Level (Unloaded Max)(Unloaded)	+/ 6V
Driver Load Impedance (Ohms)	54
Max. Driver Current in High Z State (Power On)	+/ 100µA
Max. Driver Current in High Z State (Power Off)	+/ 100µA
Slew Rate (Max.)	N/A
Receiver Input Voltage Range	- 7V to +12V
Receiver Input Sensitivity	+/ 200mV
Receiver Input Resistance (Ohms)	> = 12k Ω

12.4.4 Versions of RS 485

RS 485 exists in two versions: Single Twisted Pair or Dual Twisted Pairs.

(1) Single Twisted Pair RS 485

- In this version, all devices are connected to a single Twisted Pair. So all the signals of RS 485 must have drivers with tri-state outputs (including the Master).
- The communication precedes over the single line in both directions.

(2) Double Twisted Pair RS 485

- In this version, the Master does not have to have tri-state output. The Slave devices transmit over the second twisted pair, which is intended for sending data from Slave to Master.
- This technique allows the user to implement multipoint communication in systems, which were originally designed for the RS 232.
- The course, Master software needs to be modified. The Master periodically sends query packets to all Slave devices.
- RS 485 system can also work in a point-topoint system. The high impedance state of the RS 485 output driver is not used.

12.4.5 Advantages of RS485 Over RS232

The advantages of RS485 over RS232 are as follows:

- (i) It requires just a single +5V (or lower) supply to generate the required minimum 2V difference at the differential outputs. But RS232 needs dual supply or an expensive interface chip that generates the supplies. RS485 drivers and receivers are hence inexpensive.
- (ii) RS485 is a multi-drop interface that can have multiple drivers and receivers. But RS232 is limited to two devices.
- (iii) RS485 link can extend upto 1200 m while RS232 can go upto 15 m.
- (iv) RS485 can transfer at the rate upto 10 Mbps.
- (v) RS485 is a robust standard for use in industrial environment.
- (vi) Several microcontrollers have built in UARTs that support RS485 communication.

Syllabus Topic : Study of I^C Bus Standard

12.5 Study of I²C Bus Standard

- Q. Explain operation of I²C protocol.
- Communication systems have grown in size as well as complexity. They have high speed ICs with critical operating parameters. They must give an extremely reliable service.
- To maintain the performance of the communication systems environmental monitoring needs to be done in order to avoid failure.
- To support all these requirements Philips has developed a simple bi-directional 2 wire bus called inter IC bus (integrated circuit bus) or I²C bus in 1970.
- It uses a comprehensive protocol to ensure reliable transmission and reception of data within the devices that are connected.
- Each device can operate like a transmitter or receiver. The address of each and every device is unique.
- It is a multi-master bus. It indicates that more than one IC is capable of initiating data transfer can be connected to it.
 - The I²C protocol states that the IC that initiates a data transfer on the bus is called as the **bus master**. Consequently all other ICs are regarded as **bus slaves**.

12.5.1 Features

- (i) It comprises of two lines: (i) clock line (SCL) and
 (ii) data line (SDA). The clock line is utilized to strobe the data from SDA line or to the master that has control over the bus.
- (ii) Each device connected to the bus has its own unique address no matter it is a microcontroller, LCD driver, memory or keyboard. Each of the chips can behave like a transmitter or receiver, depending on the functionality. The LCD driver is a receiver while memory or I/O chip can be both transmitter as well as receiver.
- (iii) It allows sharing of network resources between the processors. The process of sharing network resources between processors is called **multimastering**.

w(14.9)Fig. 12.5.1 : Two microcontrollers connected to I²C bus

()It is	ncludes co	ollision de	etection	and arbit	ration to
(1V)10 1	includes -		· r i		
avo	id data c	orruption	I II TWO	or more	masters
5 M	Itoneous	ly initiat	e data ti	ansfer	
sim	mancou	ny minina	c aana a	undier,	

(v) The on-chip filtering rejects spikes on data bus inorder to preserve data integrity.

- (vi)The data transfer is bidirectional, serial and 8 bit. They can be done at :
 - (a) upto 100 KB/s in standard mode
 - (b) upto 400 KB/s in fast-mode
 - (c) upto 3.4 MB/s in High-speed mode
- (vii) The number of ICs that can be connected to same bus is limited by a maximum bus capacitance of 400 pF.

12.5.2 I²C Bus Terminology

Transmitter	The device that sends the data to the bus.
Receiver	It is the device that receives the data from the data bus.
Master	It is the device that initiates the transfer, generates the clock. It also terminates the transfer.
Slave	It is addressed by a master.
Arbitration	It is a process that guarantees that only one master devices will control the bus. It ensures that the transfer data does not get corrupted.
Multi-Master	It comprises of more than one master in the system. The masters try to control the bus at the same time without corrupting the message.
Synchronization	It is a method where the clock signals of two or more devices are synchronized.

12.5.3 I²C Bus Configuration

- The I²C bus is a multi master bus i.e. more than one device capable of controlling the bus can be connected to it.
- Consider two microcontrollers connected to I²C bus as shown in Fig. 12.5.1.



The transfer of data would proceed as follows :

- 1. Suppose microcontroller X wants to send information to microcontroller Y:
 - microcontroller X (master), addresses
 microcontroller Y (slave)
 - microcontroller X (master-transmitter), sends data to microcontroller Y (slavereceiver)

o microcontroller X terminates the transfer.

- 2. If microcontroller X wants to receive information from microcontroller Y:
 - microcontroller X (master) addresses microcontroller Y (slave)
 - microcontroller X (master-receiver) receives data from microcontroller Y (slavetransmitter) microcontroller X terminates the transfer.

 In condition 2, the master (microcontroller X) will generate the required timing signal. Then the microcontroller X will end the

MSSP Stru., UART & Inter. Serial Port

transfer. The probability that more than one microcontroller can be connected to the I^2C -bus indicates more masters can attempt to initiate the data transfer simultaneously.

- An event arbitration procedure is developed in order to eliminate the simultaneous data transfer. The event arbitration procedure is dependant on the wired-AND connection of all I²C interfaces to the I²C-bus.
- If two or more masters make an attempt to 0 place the data onto the bus, the first master produces a 'one' while the other master produces a 'zero'. In this case the arbitration is lost. The clock signals are synchronized. At the time of arbitration the clock signals will be a combination of the clocks that are generated by the masters with the help of the wired-AND connection made to the SCL line. Generally the masters are held responsible for generating the clock signals on the I²C-bus. Every master generates its own clock signals whenever the master wishes to transmit or receive data on the I²C-bus. The Bus clock signals that the master generates can only be modified in two ways either when they are pulled by a slow-slave device that holds-down the clock line or if arbitration occurs by another master microcontroller.

12.5.4 I²C Signals Conditions

The I2C signal conditions are as follows :

- (i) Start condition : High to Low transition of the SDA while SCL line is high.
- (ii) Step condition : Low to High transition of the SDA while SCL line is high.
- (iii) ACK : RECEIVER pulls SDA line low while the transmitter allows it to flow high.
- (iv) Data valid : Transition occurs when SCL is low.

Data validity

Whenever the clock signal is high the data that is present on the SDA line should be stable. The HIGH or LOW transition of the data line can be modified whenever the clock signal on the SCL line is LOW as shown in Fig 12.5.2.



m(14.10)Fig. 12.5.2 : Bit transfer on I²C bus

12.5.5 Start and Stop Conditions

A ferring and the second	AL		
1900-00-2000-00-2002000-00-00-00-00-00-00-	\$2052.0.02748532329797.2014849700000000999279783275	COM 2010 COLOR CONTRACTOR br>CONTRACTOR CONTRACTOR CONT	and the second
		and the second se	Charles and the second s
services and account and the service of the services	a sugar they see a for the second	and the second	
		ACC 2012 CONT CONCEPTED AND A 2012 CONTRACT OF CONTRACT.	
The second s	and a start of a start in the second second start of the	Press of the back of the second second second second second second	Second and a second strategy and a second
Freed and share a second second	a synamic services and a service of the services of the servic	8 19 19 19 19 19 19 19 19 19 19 19 19 19	(A
		Contraction of the second s	The second se
a state the state of the state and a state of the state	CARDINE AND CONTRACTOR OF A CO	Contraction of the second s	5 x 7 x 7 x 10 x 10 x 10 x 10 x 10 x 10 x
		PROVED OF AN ADDRESS AND ADDRESS ADDR EXEMPLIANCE ADDRESS ADDRE EXEMPLIENCE ADDRESS	8/190/86209/Ch/ · · · /#9980/000220926115
	3 0 100 C 0 1 100 to 10 10 - 8 to 10 100 - 1 1 1 1 1	And a second	ALTERNA DOLLAR AND AND A DOLLAR A
		All a second and a second second second second second second second	Construction of the second
With the state of the	CONTRACTOR OF A	A ALL A A	CLEDING AND COURSE CONTRACTORS AND CONTRACTORS

- Fig. 12.5.3 shows start and stop conditions. Within the procedure of the I²C-bus, unique situations arise which are defined as START and STOP conditions.
- If the SCL is at logic 1 i.e. high then a HIGH to LOW transition on the SDA line shows the beginning of a **START** condition.
- Whereas if the SCL is at logic 1 i.e. high then a LOW to HIGH transition on the SDA line shows the **STOP** condition.
- The master is always responsible for generating the START and STOP conditions.
- Once the START condition has begun, the bus is assumed to be busy. After the STOP condition has ended the bus is again considered to be free.
- If the devices contain correct interfacing hardware then the START and STOP conditions can be easily detected. However, if the devices do not have necessary interfacing hardware then in order to sense the transition the devices need to sample the SDA line at least twice per clock period.



12.5.6 Transferring Data 12.5.6.1 Byte Format

Every byte that can be placed on the SDA line should be of 8-bits. PER transfer any unlimited number of bytes can be transmitted.

- However every byte that is transmitted follows an acknowledge bit as shown in Fig. 12.5.4.
 Initially the data is transferred with the most significant bit (MSB).
- If a slave is unable receive a complete data byte till it completes some other task, for example if the slave is busy in servicing an internal interrupt, then the slave can hold the SCL clock line LOW. This will force the transmitter to enter into a wait state. Once the SCL clock line is released and the receiver becomes ready to accept the data byte the data transfer will resume again.
 - In some cases, it's permitted to use a different format from the I^2C -bus format. A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte. In this case, no acknowledge is generated.



12.5.6.2 Acknowledge

Q. Explain operation of I^CC protocol with timing diagram for AKNOWLEDGE.

- Every byte of data that is transferred must have an acknowledge. Acknowledgement form the receiver is a compulsion. The master device generates the clock pulses that are required for acknowledging the-correct byte data transfer.
- At the time the acknowledge clock pulse is given the transmitter will assert the SDA line (HIGH). The receiver then deactivates the SDA line (LOW) at the time of acknowledge clock pulse as shown in Fig. 12.5.5.
- The set-up and hold times must also be considered. Generally, a receiver which has been addressed is obliged to generate an acknowledge after each byte has been received.
- If a slave-address is not acknowledged by the slave receiver as the receiver is busy in servicing some other functions then the data line should remain HIGH. In such a situation if the master wishes to quit the data transfer, the master can generate a STOP condition.
- However if after sometime the slave-receiver acknowledges the slave address it is not able receive the data bytes. For receiving the data bytes the master should terminate the data transfer. In such situation the slave device does not acknowledge the first byte of the data transfer and leaves the data line HIGH. Then in response the master device will generate the STOP condition.
- If the data transfer comprises a master-receiver then on the last data byte that is transmitted by the slave , the slave-transmitter will not transmit an acknowledge . Also the data line must be released by the slave-transmitter so that the master device can generate the repeated START or STOP conditions.

m(14.14)Fig. 12.5.6 : Arbitration procedure of two masters

Data output by fransmitter bata output by receiver ScL from ScL from ScL from aster and the scheme of the star condition condition Clock pulse for acknowledgment master and scheme on I²C bus

12.5.7 Arbitration

- A master device can initiate a data transfer provided that the I²C bus is free. Many masters can be used for generating the START condition. The START condition that is generated should be within the minimum hold time $(t_{HD,STA})$. This yields in a defined START condition.
- Arbitration occurs on the SDA line. At the time of Arbitration the SCL line is HIGH. This allows one master to transmit at a HIGH level, while the other master transmits a LOW level. Such a data transfer at high as well as low level will switch off the DATA output stage. This is because the level on the bus is not stable and results in Arbitration.
- Arbitration can continue till the level of data on the bus becomes stable. In the first stage of Arbitration address bits are compared as see whether the same address is requested by the different master devices. If the address is same

as the device address then arbitration will still continue. During the arbitration process no information loss will occur as only the address and data information is used.



A master which loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration. If a master also incorporates a slave function and it loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must therefore switch over immediately to its slave-receiver mode.

- Fig. 12.5.6 shows the arbitration method for two masters. At the instant we observe a change in difference in the internal data level of the master that generates the DATA 1 and the actual level on the SDA line, the data output will be switched off. This indicates that a HIGH output level is connected to the bus. This does not disturb the data transfer operation.
- If the arbitration process is in progress then we need to observe the instants at which START condition or STOP conditions are transmitted

MSSP Stru., UART & Inter. Serial Port

on the I^2 C-bus. If such repeated conditions are observed then the masters needs to transmit the repeated START condition or STOP condition at the same position in the format frame.

- In other words, arbitration isn't allowed between :
 - 1. A repeated START condition and a data bit
 - 2. A STOP condition and a data bit
 - 3. A repeated START condition and a STOP condition.

12.5.8 Addressing I²C Devices

- There are two address formats : 7 bit and 10 bit.
- The 7 bit format is the simplest format with a $R\overline{W}$ bit.
- For the 10 bit addressing mode two bytes must be transmitted with the first five bits specifying it to be 10 bit address. It supports up to 1024 slave addresses. It does not affect the 7 bit addressing.
- Devices with 7 and 10 bit addresses can be connected to the I^2C bus.
- Figs. 12.5.7 and 12.5.8 show the 7 and 10 bit address format.



n(14.15)Fig. 12.5.7 : 7 bit address format

12.5.9 Complete Data Transfer

Q. Explain operation of I^CC protocol with timing diagram for Send address.

Data transfers follow the format shown in Fig. 12.5.9.

On the START condition (S), a slave address is sent. This address is 7 bits long followed by an

eighth bit which is a data direction bit (R/W) a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master.

m(14.16)Fig. 12.5.8: 10 bit Addressing

5

1-7 Data

Stop

MSSP Stru., UART & Inter. Serial Port



At the moment of the first acknowledge, the master-transmitter becomes a master-receiver and the slave-receiver becomes a slavetransmitter. This acknowledges is still generated by the slave. The STOP condition is generated by the master



m(14.19)Fig. 12.5.11 : A master reads a slave immediately after the first byte

> - Direction of transfer may change at this pcint

3. Combined format (Fig. 12.5.12).

(n Bytes ⊹ ACK)*

Read or write

(n Bytes + ACK)*

Read or write

Data

ທັ

A A

Data



m(14.17)Fig. 12.6.9 : Complete Data Transfer

then possible within such a transfer. Possible data transfer formats are :

1. Master-transmitter transmits to slave-receiver.

The transfer direction is not changed (Fig. 12.6.10)

S / Slave Address / R/W	Data A Data AA P
 '0' (W ri te)	Data transferred (n Bytes + Acknowledge)
From master to slave	A = Acknowledge (SDA LOW) \overline{A} = Not acknowledge (SDA HIGH) S = Start condition P = Stop condition
m(14.18)Fig. 12.5.10 : A m slave receiver	aster-transmitter addresses a with a 7-bit address.

The transfer direction is not changed

m(14.20)Fig. 12.5.12 : Combined format

= Transfer direction of data and acknowledge bits depends on $R\overline{W}$ bits

Sr = Repeated start condition

Microcontrollers (SPPU-E&TC) 12-	16 MSSP Stru., UART & Inter. Serial Port
- During a transition change at the time of data transfer, the START condition as well as and the slave address are both repeated . However the R/W bit reversed i.e. if bit was 1 it will be 0 and vice-versa. If a repeated START condition is	 need-for compatibility with other bus systems such as CBUS because they cannot operate at the increased bit rate 3. The inputs of fast-mode devices must incorporate spike suppression and a Schmitt
sent by the master-receiver, then initially we have received a not acknowledge (A).	 trigger at the SDA and SCL inputs 4. The output buffers of fast-mode devices must
Notes : 1. Combined formats can be used, for example, to control a serial memory. During the first data byte, the internal memory location has to be written. After the START condition and slave address is repeated, data	 the SDA and SCL signals 5. If the power supply to a fast-mode device is switched off, the SDA and SCL I/O pins must be floating so that they don't obstruct the bus lines 6. The external pull-up devices connected to the
 All decisions on auto-increment or decrement of previously accessed memory locations etc. are taken by the designer of the device. Each byte is followed by an acknowledgement bit as indicated by the A or A blocks in the sequence. 	 bus lines must be adapted to accommodate the shorter maximum permissible rise time for the fast-mode I²C-bus. 12.5.12 10-BIT Addressing
 4. I²C-bus compatible devices must reset their bus logic on receipt of a START or repeated START condition such that they all anticipate the sending of a slave address. 12.5.10 Extensions to the 	 The 10-bit addressing does not change the format in the I²C-bus specification. Using 10 bits for addressing exploits the reserved combination 1111XXX for the first seven bits of the first byte following a START (S) or repeated
I ² C-Bus Specification	START (Sr) condition. - The 10-bit addressing does not affect the
100 kbit/s and 7-bit addressing has now been in existence for more than ten years with an unchanged specification. The concept is accepted world-wide as a de facto standard and hundreds of different types of I ² C-bus compatible ICs are available from Philips and	existing 7-bit addressing. Devices with 7-bit and 10-bit addresses can be connected to the same I ² C-bus, and both 7-bit and 10-bit addressing can be used in a standard-mode system (up to 100 kbit/s) or a fast-mode system (up to 400 kbit/s).
 other suppliers. The I²C-bus specification is now extended with the following features: 1. A fast-mode which allows a fourfold increase of the bit rate to 0 to 400 kbit/s 2. 10-bit addressing which allows the use of up to 1024 additional slave addresses 	- We know that the reserved address bits has eight possible combinations of 1111XXX. However for 10 bit addressing we can only use the four combinations 11110XX. For further enhancements of the bus the other four combinations are reserved and Inaccessible to the user.
3. High Speed mode (HS mode) with a bit	12.5.13 HS Mode (High-speed mode)
rate of 3.4 MBits/s. 2.5.11 Fast-Mode	 High-speed mode (HS-mode) devices provide a quantum leap in I²C-bus transfer speeds.
In the fast-mode of the I^2C -bus, the protocol, format, logic levels and maximum capacitive load for the SDA and SCL lines quoted in the previous I^2C -	- The devices that support the HS -mode can transfer data at speeds of up to 3.4 Mbit/s, The devices are completely compatible with the

format, logic levels and maximum capacitive load for the SDA and SCL lines quoted in the previous I^2C bus specification are unchanged. Changes to the previous I^2C -bus specification are:

1. The maximum bit rate is increased to 400 kbit/s

- 2. Timing of the serial data (SDA) and serial clock (SCL) signals has been adapted. There is no
- In this mode of data transfer arbitration and clock synchronization is not done. Depending on

communication.

_

other modes i.e. the Fast- or Standard-mode

(F/S-mode) that are used for the bi-directional

the nature of data transfer application, the new devices that are used support the Fast or Hsmode I²C-bus interface. The devices that support this mode are preferred to be used in a variety of applications. To obtain the data transfer at high speeds the enhancements added to the existing I²C-bus specifications are :

- The master devices supporting the high speed mode of operation comprise an open-drain output buffer for the SDAH signal. On the SCHL output they also provide a combination of an open-drain pull-down and current-source pull-up circuit. The current-source circuit will decrease the SCLH signals rise time. For an operation at a time only a master current source is selected provided the device is working in the HS mode.
- In this mode of data transfer arbitration and clock synchronization is not done. This helps in speeding up in the data handling. After the data transmission in the F/S mode by the master device the process of arbitration finishes.
- The master devices operating in the high speed master devices will produce a serial clock signal that has HIGH to LOW ratio. Generally this ratio is of 1 to 2.
- The master devices working in this mode can support a built-in bridge. This bridge is responsible for separating the SDAH and SCLH signals. The signals are separated from the SDA and SCL lines of devices supporting the F/Smode. This will decrease the capacitive load of the signals. Also it will help in providing faster rise and fall times.
- The operating speed is the only distinguishing parameter between F/S mode and HS mode slave devices.
- The HS mode devices comprise of Schmitt trigger at the SDAH and SCLH inputs. And also spike suppression. For the falling edges of the SDAH and SCLH signals slope control is provided by the output buffers.

12.5.14 Advantages

- Inorder to establish full-fledged I²C bus, two bus lines are more than sufficient.
- (2) Each slave device has a different slave address. It is connected uniquely.

- (3) The devices incorporating I²C bus can select either a short 7 bit addressing or 10 bit addressing scheme.
- (4) As the master is responsible for driving the clock, no specific baud rate is specified. True multimaster support with up to 8 masters in a single bus system.
- (5) I²C is a very simple protocol. It can be easily emulated even if the microcontroller does not have an integrated I²C peripheral device.
- (6) It is cheap
- I²C bus supports data transfer at speeds up to 3.4 Mbits/sec.

12.5.15 Disadvantages

- (1) I²C bus that allows the 7 bit addressing will supports very few devices.
- (2) The addresses of the different devices that are produced by the different manufacturers are hard coded slave address. This can cause the address clashes.
- (3) It does not support automatic bus configuration neither it supports plug and play.

12.5.16 Applications

 I^2C is appropriate for peripherals where simplicity and low manufacturing cost are more important than speed. Common applications of the I^2C bus are:

- Reading configuration data from SPD EEPROMs on SDRAM, DDR SDRAM, DDR2 SDRAM memory sticks (DIMM) and other stacked PC boards
- Supporting systems management for PCI cards, through a SMBus 2.0 connection.
- Accessing NVRAM chips that keep user settings.
- Accessing low speed DACs and ADCs.
- Changing contrast, hue, and color balance settings in monitors (Display Data Channel).
- Changing sound volume in intelligent speakers.
- Controlling LED /LCD displays, like in a cellphone.
- Reading hardware monitors and diagnostic sensors, like a CPU thermostat and fan speed. Reading real time clocks.
- Turning on and turning off the power supply of system components.

SPI signals is as follows :



Þ

12-19

MSSP Stru., UART & Inter. Serial Port





Fig. 12.6.3(a) : Clock polarity



Fig. 12.6.3(b) : Clock phase settings

MSSP Stru., UART & Inter. Serial Port

12.6.4 Applications

- (i) Full duplex capability is support by SPI bus. Hence it can be used in communication between a codec and a digital signal processor.
- (ii) It is used in EEPROM, flash and real time clocks.
- (iii) ADC converters.

12.7 Comparison between I²C and SPI SPPU- May 15, Dec. 15, May 16

Uni Q.	University Question Q. Compare SPI and I ² C protoco!. (May 2015, Dec. 2015, May 2016, 8 Marks)				
Sr. No.	SPI	l ² C.			
1. -	For point to point communication it is simple and efficient.	For point to point communication it is complex.			
2.	SPI system is full duplex.	I ² C system is simplex.			
3.	Less overhead due to lack of addressing.	It has more overheads.			
4.	 For multiple slaves, each slave needs a separate slave select signal hence more hardware is required. For multiple slaves, sam slave select signal can b given, hence less hardware is required. 				

Syllabus Topic : MSSP Structure

12.8 MSSP Structure

SPPU - Dec. 14, May 15, Dec. 15, May 16

University Question

Q. Draw and explain MSSP structure of PIC18FXX. (Dec. 2014, May 2015, Dec. 2015, May 2016, 8 Marks)

- The Master Synchronous Serial Port (MSSP) of PIC18 is a serial interface. It is used for communicating the PIC microcontroller with the different peripheral devices like A/D converters, D/A converters, EEPROMS, RTCs, shift registers, display drivers, SD cards, temperature sensors, USB devices etc.
- For data transmission and reception, the MSSP needs a common clock signal for the transmitter and the receiver.
- The MSSP module supports two operating modes. They are :
 - (i) Serial Peripheral Interface (SPI)
 - (ii) Inter-Integrated Circuit (I2C)

- SPI protocol was developed by Motorola. This serial interfacing method today has become an industry standard because of its easy use and flexibility.
- I2C protocol was developed by Philips. This serial interfacing method supports data transfers at 100 Kbps, 400 Kbps and high speed data transfers at 3.4 Mbps.
- Both the SPI and I2C protocols share the same signal pins. However, both these protocols cannot be active at the same time. The pins used by SPI and I2C MSSP module are:
- (i) Data Clock (SCK) \rightarrow RC3/SCK/LVDIN
- (ii) Serial Data In (SDI) \rightarrow RC4/SDI/SDA.
- (iii Serial Data Out (SDO) \rightarrow RC5/SDO

Syllabus Topic : MSSP-SPI Mode

12.9 MSSP-SPI Mode

SPPU - Dec. 14, May 15, Dec. 15, May 16, Dec. 16 University Questions Q. Draw and explain MSSP structure of PIC18FXX. (Dec. 2014, May 2015, Dec. 2015, May 2016, 8 Marks) Q. Explain the MSSP with SPI mode. (Dec. 2016, 8 Marks)

- The SPI mode supports 8 bit data transmission and reception simultaneously. One device behaves like a master while the remaining devices are slaves in a system using SPI minterface.
- The master device is responsible for generating the clock signal and also synchronizing the data transfer.
- For SPI mode operation the MSSP supports four registers. They are :
 - (i) MSSP Status Register (SSPSTAT)
 - (ii) MSSP Control Register 1 (SSPCON1)
 - (iii) Serial transmit / receive buffer (SSPBUF)
 - (iv) MSSP shift register (SSPSR) not accessible to the programmer.

Fig. 12.9.1 shows the MSSP structure in the SPI mode.

12-21

19.19 44 64



Fig. 12.9.1 : MSSP structure in SPI mode

12.9.1 MSSP Status Register (SSPSTAT)

Fig. 12.9.2 shows the MSSP Status Register SSPSTAT (SPI mode).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SMP	CKE	D/A	Р	S	R/W	UA .	BF
SMP	: Sa	mple b	it				4.1
	1 = 1	Input d	ata sa	mpled	at the	end o	f data
	outp	ut time.		-			
	0 =	Input d	ata sa	mpled	at mi	ddle of	f data
	outp	ut time.				· .	
CKE	: SP	I clock	edge	select	bit		
	1:D	ata trar	smitte	d on r	ising ed	lge of S	SCK.
_	0 : D	ata trar	smitte	ed on fa	alling e	dge of	SCK.
D/Ā	: Da	ta / Ad	ldress	bit :	This bi	t is us	sed in
	I2C r	node on	ly.				.
Р:	Stop	bit : Th	is bit	is used	in I2C	mode	only.
s :	Start	t bit : T	his bit	is use	d in I2C	mode	only.
R/W	: Rea	ad / wri	te Bit	: This	bit is	used i	n I2C
	mo	de only.	• .		• •		

- **UA** : Update Address : This bit is used in I2C mode only.
- **BF** : **Buffer Full Status bit** : (Receive mode only for SPI)
 - 1 = receive not complete, SSPBUF full.
 - 0 = Receive not complete, SSPBUF empty.

Fig. 12.9.2 : SSPSTAT register (SPI mode)

SSPSTAT is the status register for SPI mode operation. The lower six bits of SSPSTAT are read only while upper two bits are readable/writable.

12.9.2 SSPCON 1 : MSSP Control Register 1

WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0		
WCOL	: Write Collision Detect Bit.	
	0 = no collision	
	1 = The SSPBUF register is written while it	
	is transmitting the earlier word.	
SSPOV	: Receive Overflow Indicator Bit.	
	SPI master mode : This bit is not set	
	SPI slave mode	
	 A new byte is received when previous data is in SSPBLIE register. The data in SSPSB is lost 	
	if there is overflow.	
SSPEN	: Synchronous Serial Port Enable Bit.	
	0 : disables serial port and configures the pins as	
	I/O pins.	
I	1 : enables serial port and configures SCK, SDI, SDO.	
CKP	: Clock polarity select bit	
ż	0 : Idle state for clock is low level	
·	1 : Idle state for clock is high level	
SSPM3	: SSPM0 : Synchronous serial port mode select bits	
0000	: SPI master mode, clock = $\frac{f_{osc}}{4}$	
می درمی معلقین	0001 : SPI master mode, clock = $\frac{f_{osc}}{16}$	
	f _{osc}	
0010	: SPI master mode, clock = 64	
	0011 : SPI master mode, clock = $\frac{\text{TMR 2 output}}{2}$	
0100	: SPI slave mode, clock = SCK Pin \cdot SS pin control enabled.	
0101	: SPI slave mode, clock = SCK Pin · SS pin control disabled.	



MSSP Stru., UART & Inter. Serial Port

12.9.3 SSPBUF and SSPSR Registers

- While transferring data, the data is read/written into the SSPBUF register. The SSPSR register is not accessible to the programmer.
- The SSPSR register shifts data in or out of the device. Both the SSPBUF and SSPSR registers create ล double buffered receiver for implementing receive functions. Because of this before reading the first byte received, the reception of next data byte begins. The data byte is transferred to the SSPBUF register after the byte is received. Also the SSPIF flag bit is set.
- When the data is transmitted, SSPBUF register is not double buffered.

12.9.4 SPI Operation

Fig. 12.9.4 shows SPI master-slave connection.

- While connecting the master and slave devices, the SDO pin of one device should be connected to SDI pin of other SPI device and vice-versa.
- The SCK signal is driven by SPI master. This signal is responsible for controlling the data shifting for SPI transfer.
- The data transfer is initiated by sending the SCK signal to the slave device. On the programmed clock edges data is shifted out of the shift registers. On the opposite clock edge this shifted data is latched.

The clock for both the master and slave devices must be same so that they can simultaneously send and receive data.



Fig. 12.9.4 : SPI master and SPI slave connection

The three conditions for data transfer are :

- Master sends data slave sends dummy (i) data.
- (ii) Master sends dummy data-slave sends data.
- (iii) Master sends data-slave sends data.

12.9.5 SPI Master Mode

- The master device is responsible for controlling the clock SCK. Hence, it can start the data transfer at any moment.
- Once data is written to SSPBUF register the master device starts transmitting / receiving the data.
- By programming the CKP bit the clock polarity is selected. Fig. 12.9.5 shows the SPI waveform for master mode. The MSB is first transmitted as shown in Fig. 12.9.5.
- The clock rate can be programmed to be one of the following :

(i)
$$T_{cy} \text{ or } \frac{F_{osc}}{4}$$

(ii) $4 T_{cy} \text{ or } \frac{F_{osc}}{16}$
(iii) $16 T_{cy} \text{ or } \frac{F_{osc}}{64}$
(iv) $\frac{\text{Timer 2 output}}{2}$

2

By programming the SSPM3 : SSPM0 bits of SSPCON1 register the clock rate can be programmed.

- The highest data rate for a 40 MHz crystal is 10 Mbps.
- By setting the CKP bit of SSPCON1 register we can set the CLK signal to be idle high or idle low.
- Clock edge selection is done with the CKE bit of SSPSTAT register.
- However, actual clock edge selection is done by combining the CKE and CKP signals. This gives us 4 clock modes as shown in Fig. 12.9.5. Generally the idle low clock state is used.

MSSP Stru., UART & Inter. Serial Port





12.9.6 SPI Slave Mode

- In the SPI slave mode when external clock pulses arrive on the SCK pin the data is transmitted and received. When the last bit is latched, the SSPIF interrupt flag bit is set.
- Fig. 12.9.6 and 12.9.7 show the SPI slave mode waveforms with CKE = 0 and CKE = 1





12-24





Syllabus Topic : MSSP – I2C Mode

12.10 MSSP - I2C Mode

SPPU - Dec. 14, May 15, Dec. 15, May 16, Dec. 16

University Questions



 The I2C mode implements all the master and slave functions. It also provides interrupts on the start and stop pins.

I2C mode supports both 7 and 10 bit addressing. Fig. 12.10.1 shows the I2C slave mode and Fig. 12.10.2 shows the I2C Master mode block diagram. SCL and SDA are two pins used in MSSP : I2C mode. Both these pins need to be configured as inputs.



Fig. 12.10.1 : MSSP structure in I2C slave mode

Write

LSE

Address match

Set/clear S bit

set/clear P bit (SSPSTAT register)

programmer.

12.10.2

While



Fig. 12.10.3 : SSPSTAT register (I2C mode)

- programmer. The SSPSR register shifts data in or out of the device.
- Both the SSPBUF and SSPSR registers create a double buffered receiver for receive functions. Because of this before reading the first byte of data received, the reception of next data byte starts. The data byte is transferred to the SSPBUF register after the byte is received. Also the SSPIF flag bit is set.
- If before the SSPBUF register is read, another byte is received then the SSPOV bit is set indicating that the receiver has overflowed,. The data byte in SSPSR is lost.

Internal Data Bus

2.10.4	MSSP Control Register 1 (SSPCON 1)	(i) The ACK (acknowledge) condition is not complete.
Fig. 12	2.10.4 shows the MSSP control register 1	(ii) The SSPSR is shifting the data in/out.
SSPCON	1 : I2C Mode)	(iii) The START condition is not complete.
WCOL SSP	OV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0	(iv) The STOP condition is not complete.
WCOL	Write collision detect	12.10.5 SSPCON2 Register
	Master mode	It is a readable and writable register. Fig.
	0 : no collision	12.10.5 shows the SSPCON2 register.
	1 : A write to SSPBUF register was attempted while	GCEN ACKSTAT ACKDT ACKEN BCEN PEN BSEN SEN
	I2C conditions were not valid to start a transmission.	GCEN General call enable bit
	Slave Mode	0 : general call address disabled
	0 : no collision.	1 : enable interrupt when general call address
	1 : SSBUF register is written while it is transmitting	is received in SSPSR
00001	the earlier word.	ACKSTAT : Acknowledge status bit
SSPOV	Receive overflow bit	0 : Acknowledge was received from slave
	0 : no overflow	1 : acknowledge not received from slave
	1 : A byte is received when SSPBUF register holds	ACKDT : Acknowledge data bit
CODEN .	the earlier byte	0 : acknowledge Master mode only
SSPEN :	Synchronous serial port enable bit	1: no acknowledge
	o: Disables serial port and configures the SCL	ACKEN : Acknowledge sequence enable bit 0 : calknowledge sequence idle Master receive
	1. Enables the serial port and configures the	1 : acknowledge sequence lote mode only
	two pins as serial port pins.	Initiate acknowledge sequence on SCI and SDA nins
CKP :	SCK release control bit	Transmit ACKDT data bit.
•	In slave mode	RCEN : Receive enable bit
	1 : enable clock	0 : receive idle
	0 : holds clock low	1 : enables receive mode for I2C Master mode only
	This bit is unused in master mode	PEN : Stop condition enable bit
SSPM3 – SSF	2M0 : Synchronous serial port mode select bits	0 : Stop condition idle
0110 :	I ^c C slave mode, 7 bit address	1 : initiate stop condition on the Master mode only
0111 :	I ^c C slave mode, 10 bit address	SCL and SDA pins
: 000	l^2 C master mode, clock = $\frac{l_{OSC}}{IA \sim (SCRADD, +1)}$	0 : repeated start condition enabled bit (master mode only)
001	[4 × (SSFAUD + 1)]	1 : initiate repeated start condition on SCL and SDA nine
010	Reserved	SEN : Start condition enabled bit (master mode only)
011	I ² C firmware controlled master mode	0 : start condition id!e
110	l^2 C slave mode 7 bit address with start and stop bits	1 : initiate start condition on SCL and SDA pins.
	interrupts enabled.	Fig. 12 10 5 · SSDCON2 participant (200 mode)
111 :	I ² C slave mode, 10 bit address with start and stop	rig. 12.10.5 : 55r (U112 register (120 mode)
	bits interrupts enabled.	12.10.6 MSSP Address Register

-

The SSPCON1 register is both readable and writable. The WCOL bit is set if the PIC18 microcontroller writes to the SSPBUF register when one of following operations are done.

the slave device. If 10 bit addressing is used then the programmer needs to write the upper byte of 10 bit address into SSPADD register. After the

mode the SSPADD register holds the address of

upper byte address matches, the lower byte is written into the SSPADD register.

- In the I2C master mode, the SSPADD register bit D0 - D6 behave as reload value of the baud rate generator.

12.10.7 I2C Master Mode

- By setting/clearing correct bits in the SSPCON1 register we can enable the I2C in master mode. The master mode can be operated either in the firmware controlled mode or interrupt enable mode by programming bits SSPM3 : SSPM0 of SSPCON1 register.
- In the firmware controlled master mode i.e. SSPM3 : SSPM0 = 1011 the programmer performs all the I2C bus operations depending on the START and STOP bit conditions.
- In the interrupt enabled master mode i.e. SSPM3 : SSPM0 = 1000 the data transfer is done by interrupt generation when START or STOP conditions are detected.
- The MSSP I2C module clears the START (S) and STOP (P) bits on reset.
- If the following conditions are detected, the **SSPIF flag bit** is set.
 - (i) START condition
 - (ii) Repeated START condition
 - (iii) Transmitting a data byte
 - (iv) Receiving a data byte
 - (v) Acknowledge transmit
 - (vi) STOP condition
- If the I2C is configured in the master mode the programmer can do the following :
 - (i) Assert a START condition on the SCL and SDA pins.
 - (ii) Assert a STOP condition on the SCL and SDA pins
 - (iii) Assert a repeated START condition on the SCL and SDA pins.
 - (iv) Assert an acknowledge condition when a data byte is received.
 - (v) Set the I2C port for receiving the data.
 - (vi) Write to the SSPBUF register for initializing data/address transfer.
- The master device generates the clock pulses, START and STOP conditions.

A data transfer operation begins with a START condition and ends with a STOP or repeated START condition.

12.10.8 Baud Rate Generator

- Fig. 12.10.6 shows the block diagram of baud rate generator.
- The MSSP module in I2C master mode places the baud rate generator reload value in lower 7 bits of SSPADD register.
- After loading the value in baud rate generator (BRG), the baud rate generator counts dowr to 0. The BRG stops after a value is reloaded.
- Per instruction cycle the baud rate generator count is decremented twice.



Fig. 12.10.6 Block diagram of baud rate generator

12.10.9 I2C Master Mode Start Condition Timing

The SEN bit in the SSPCON2 register is set to begin a start condition.

Fig. 12.10.7 shows the start condition timing.

- The baud rate generator is loaded with count from SSPADD register if the SCL and SDA pins are sampled high. The baud rate generator will then count down.
 - However, if when the baud rate generator times out and the pins are sampled then SDA pin is driven low while SCL remains high. This indicates a **Start condition** and sets the S bit in the SSPSTAT register.
 - After the initiation of start condition, the baud rate generator is reloaded with the count and begins down counting. After the BRG times out the start condition enable (SEN) bit is cleared by hardware. This indicates that the start condition has been completed.

SDA is asserted low when the baud rate



<u>G</u> Microcontrollers (SPPU-E&TC)	12-29 MSSP Stru., UART & Inter. Serial Port
Step X: At the end of 9th clock cycle interrupt is generated by the M module. The interrupt is gene by setting the SSPIF flag bit.Step XI: A stop condition is generate setting the PEN bit in SSPCON2 register.Step XII: After the completion of condition the MSSP	an SSP ated by the uerator period
generates an interrupt.	
12.10.12 Master Mode Reception - If the RCEN (receive enable bit) in	the
SSPCON2 register is set the I2C master reception is enabled.	node
 The steps for reception in master mode a follows : 	e as v L HBRG Stop co
Step I : The baud rate generator s counting after RCEN bit SSPCON2 register is enabled.	arts in Scher Pierrer Condition Stop condition
Step II : On every rollover of baud generator, the SCL pin change status. Shift data into the St register	rate I I I I I I I I I I I I I I I I I I I
Step III : On the 9 th clock edge, load SSF with the contents of SSPSR. receive enable flag is cleared	SUF The by
Step IV : Set the BF flag, SSPIF flag.	- By setting the PEN bit in the SSPCON2
Step V : SCL pin is asserted low. The rate generator stops down coun MSSP enters idle state.	aud ing On the falling edge of 9 th clock pulse, the SCL line is pulled less. The surface during the surface
Step VI : The BF flag is cleared, w contents of SSPBUF register read	hen are - When both the SCL and SDA are low, the baud
Step VII : By setting ACKEN bit in SSPC send an acknowledge bit to ind	 rate generator is reloaded is counts down to 0. - The SCL pin is pulled high when the baud rate generator times out. After one T_{BRG} SDA is also

Fig. 12.10.9 shows the stop condition timing.

12.10.14 I2C Slave Mode

- Both the SCL and SDA pins are inputs in the I2C slave mode.
- On the address match the I2C slave mode generates an interrupt.
- An acknowledge pulse is generated whenever an address is matched. The SSPBUF registers is loaded with the contents of SSPSR. If any one of these conditions are observed the acknowledge pulse is generated.
 - (i) Before the transfer was received the overflow bit SSPOV is set.
 - (ii) Before the transfer was received the buffer full BF bit is set. Both these conditions will set the SSPIF. Also SSPBUF will not be loaded with the contents of SSPSR register. We need to clear the SSPOV bit by programming.

12.10.15 Slave Addressing

- After the MSSP module is configured in the slave mode, it has to wait for a start condition to take place.
- After the start condition, a byte of data is shifted to the SSPSR register.
- The rising edge of SCL is used to sample all the bits.
- On the falling edge of eight clock pulse the SSPSR register value is compared with the SSPADD register value. If both these addresses match then the SSPOV and BF bits are cleared and following steps take place.
- Step I
 :
 On the falling edge of eight clock pulse SSPBUF register is loaded with SSPSR register

 Step II
 :
 On the falling edge of eight clock pulse, BF is set.

 Step III
 :
 An acknowledge ACK pulse is
- generated.
- Step IV : On the falling edge of ninth clock pulse the SSPIF flag is set.
- If 10 bit addressing is used then the slave is required to receive two address bytes. The first five MSB bits indicate whether the address is a 10 bit address. The steps for a 10 bit address are as follows :

Step I;-	Receive the first byt	e of address.	
Step II :	Load SSPADD register with low byte of address.		
Step III :	Read the SSPBUF the SSPIF flag.	' register. Clear	
Step IV :	The low byte of add	ress is received.	
Step V :	Load the SSPADD r byte of address.	egister with high	
Step VI :	Read the SSPBUF r SSPIF flag.	egiste r . Clear	
Step VII :	Receive repeated start condition.		
Step VIII:	Receive high byte of address.	For slave transmitter	
Step IX :	Read SSPBUF register. Clear SSPIF flag.		

12.10.16 Reception in Slave Mode

- The MSSP I2C module receives data when the

 R/\overline{W} is low and an address match occurs. This loaded SSPBUF register with the address received. To acknowledge this the SDA line is pulled low.

An acknowledge pulse will not be given, if there is an overflow in the address byte. The overflow will set the BF flag or SSPOV flag.

For every data byte received an interrupt is generated by setting the SSPIF flag. The status of the received byte can be found out by SSPSTAT register.

12.10.17 Transmission in the I2C Slave Mode

If an address match occurs and if R/W of the

incoming address byte is set then the R/\overline{W} of SSPSTAT register will be set. The SSPBUF register is loaded with this received address.

- On the 9th clock pulse an acknowledge will be sent and the SCL line is pulled low.
- SSPBUF register is then loaded with the data to be transmitted. The CKP bit must be set for releasing the SCL signal. Now the master device can shift data out on the falling edge of SCL to the SSPSR register.

MSSP Stru., UART & Inter. Serial Port

- On the rising edge 9th SCL pulse the acknowledge pulse from master-receiver is latched. The data transfer is complete if the SDA line is high.
- If the slave latches the not acknowledge, the slave logic will be reset. It waits for another start condition to commence.
- If the master device acknowledges, the slave device must load the next data byte into SSPBUF register for transmission.
- The CKP pin must be set by the slave for releasing the SCL signal.
- For each data byte that is transmitted an interrupt is generated by setting the SSPIF flag on falling edge of 9th clock pulse.

12.10.18 Multi-Master Mode

- In multi-master mode an interrupt is generated when the start and stop condition is detected. By this we can know when the I2C bus is free and when it is busy.
- When the MSSP module is disabled or on reset the start and stop bits are cleared.
- When the P bit in SSPSTAT register is set, we can access control over the I2C bus.
- The SDA line must be monitored in the multimaster mode to check whether is signal level as expected. i.e. arbitration is seen.
- A master device can lose bus arbitration in cases of
 - (i) Data transfer
 - (ii) Address transfer
 - (iii) Start condition
 - (iv) Acknowledge condition
 - (v) Repeated start condition
- If master loses arbitration in I2C bus, the bus collision flag BCLIF is set. In a bus collision a 0 is detected on the SDA line, even if master sends a 1. This sets the BCLIF flag and resets the I2C to its reset state.
- If a START, repeated START, ACK or STOP conditions are in progress when bus collision took place, the condition is aborted. The SCL and SDA lines are pulled low and the control bits in SSPCON2 register are cleared.

Fig. 12.10.10 shows bus collision for transmit and acknowledge.

- If a transmission is going on and bus collision takes place, then the transmission is stopped.

The SCL and SDA lines are pulled low. The BF flag is cleared. After the microcontroller executes the bus collision interrupt service routine and if then the I2C bus is free, the user can resume communication again by initiating a start condition.



Fig 12.10.10 : Bus collision timing for transmission and acknowledge

12.11 PIC18 Connection to RS232

- We know that RS232 is not compatible with the TTL logic levels and hence line drivers and receivers are used to interface RS232 and the TTL devices. Instead of using line driver MC1488 and line driver MC1489, we can also use MAX232. The MAX232 converts the voltage levels from RS232 to TTL voltage levels and vice versa.
- Fig. 12.11.1 shows the connection of PIC18 to the RS232.
- PIC18 has two pins of Port C RC6 (TxD) and RC7 (RxD) for the transmission and reception of serial data.



Fig. 12.11.1 : PIC18 connection to RS232 (Null modem)

Ð

The pins RC6 and RC7 are TTL compatible and need a line driver and receiver to make them RS232 compatible.

- The MAX232 has two sets of line drivers and receivers for transmitting and receiving the data. The line drivers that are used for transmitting serial data are T1 and T2, while R1 and R2 are used for line receivers.
- MAX232 needs four capacitors that range from 1 to 22 μ F.
- For saving some onboard space, some designers use MAX233. MAX233 does the same work as MAX232 but eliminates the need for capacitors. Note that MAX233 and MAX232 are not pin compatible. So we cannot use MAX233 on a MAX232 board.
- The standard interface diagram for MAX233 and its connection with PIC18 is shown in Fig. 12.11.2.







12.12 Interfacing PC to PIC18 using RS232 Standard

- The PCs are based on 8086, 80186, 80286, 80486, Pentium, core i3, core i5, core i7 microprocessors. Generally they have two COM ports.
- Both the COM ports have RS232 type connectors. Some PCs use the DB-25 connectors while some use the DB-9 connectors.
- The COM ports are called as COM1 and COM2.
- Nowadays one of the COM ports is been replaced by USB. So COM1 is the only serial port.
- For serial communication applications we can interface the PIC18 to PC using RS232 standard as shown in Fig. 12.12.1.



Fig. 12.12.1 : Interfacing PIC18 to PC using RS232 connector

Syllabus Topic : Interfacing Serial Port and USART (UART)

12.13 Interfacing Serial Port and USART (UART)

- The PIC18FXXX contains the Universal Synchronous Asynchronous Receiver Transmitter (USART) module.
- The USART can be operated in the following modes :
 - (i) Asynchronous mode
 - (ii) Synchronous mode
- The asynchronous mode is used for communicating with peripheral devices like personal computers, CRT terminals. The synchronous mode is used for communicating with peripheral devices like ADCs, serial EEPROMs.

MSSP Stru., UART & Inter. Serial Port

Table 12.13.1

The registers that are responsible for serial communication and handling UART are :

- (1) SPBRG register (Serial Port Baud Rate Generator)
- (2) TXREG (Transfer register)
- (3) RCREG (Receive register)
- (4) TXSTA (Transmit Status and Control Register)
- (5) RCSTA (Receive Status and Control Register)
- (5) PIR1 (Peripheral Interrupt Request Register PIR1)

12.13.1 SPBRG Register

- The baud rate generator supports both the synchronous as well as asynchronous mode of serial communication.
- The microcontroller PIC18 transfers and receives the data serially at different baud rates. With the help of SPBRG the baud rate can be programmed.

Size and use : The SPBRG register is an 8 bit register. It is used mainly for programming the baud rates.

The baud rate can be calculated by the given formula :

Baud rate =
$$\frac{F_{osc}}{64 (X + 1)}$$
 ...(12.13.1)

Where $f_{osc} = Crystal$ frequency of PIC18 microcontroller

X = value loaded in SPBRG register

The instruction cycle frequency for PIC18

nicrocontroller =
$$\frac{f_{osc}}{4} = \frac{10 \text{ MHz}}{4} = 2.5 \text{ MHz}$$

For setting the baud rate the PIC18's UART circuit divides this instruction cycle frequency by 16.

: Assuming XTAL = 10 MHz

Desired baud rate =
$$\frac{10 \text{ MHz}}{4 \times 16 (X + 1)}$$

 $\therefore X = \left\{ \left[\frac{156250}{\text{desired baud rate}} \right] - 1 \right\}$

Table 12.13.1 gives the different SPBRG values for different baud rates, assuming XTAL = 10 MHz, BRGH = 0.

Baud rate	SPBRG (X Decimal value) $\left(X = \frac{156250}{baud rate} - 1\right)$	SPBRG Hex value
1200	129	81H
2400	64	40H
4800	32	20H
9600	15	FH
19200	7	· 7H
38400	3	ЗH

Ex. 12.13.1

(a)

(c)

(d)

Find the SPBRG value for following baud rates with $f_{osc} = 4 MHz.$ (a) 1200 (b) 2400 (c) 4800 (d) 9600 (e) 19200 Soln.:

$$f_{osc} = 4 MHz$$

Instruction cycle frequency = $\frac{4 \text{ MHz}}{4} = 1 \text{ MHz}$

It is divided by 16, before it is used by UART.

$$X = \frac{1 \text{ MHz}}{16 \times \text{desired baud rate}} - 1$$
$$= \frac{62500}{\text{desired baud rate}} - 1$$

For baud rate
$$= 1200$$

The SPBRG value is, $X = \frac{62500}{1200}$ $-1 = (51)_{10}$

(b) For baud rate =
$$2400$$

X

$$= \frac{62500}{2400} - 1 = (25)_{10}$$

= 19H is loaded into SPBRG register

For baud rate =
$$4800$$

$$X = \frac{02500}{4800} - 1 = (13)_{10}$$

= **OCH** is loaded into SPBRG register For baud rate = 9600

$$X = \frac{62500}{9600} - 1 = (5)_{10}$$
(e) For baud rate = 19200	TRMT flag bit of TXSTA register is raised to indicate that the TSR register is empty. The
$\Lambda = \frac{19200}{19200} - 1 = (2)_{10}$	TSR register can accept the next data byte.
= 02H is loaded into the	When the TSR register gets data from TXREG,
SPBRG register	the TRMT flag is cleared to indicate that the
12.13.2 TXREG Register	TSR register has data.
	Bit 7 Bit 0
Size and use : It is an 8 bit special function	CSRC TX9 TXEN SYNC O BRGH TRMT TX9D
register used for serial communication.	Bit 7 : CSRC Clock Source Select
- Whenever a data byte is transmitted through	It is not used in asynchronous mode \therefore D7 = 0
the Tx pin, the data byte should be placed in the	Bit 6 : Tx9 9 bit Transmit Enable
TXREG register.	1 = Selects 9 bit transmission
- Once the data is written to TXREG register it is	0 = Selects 8 bit transmission
placed into transmit shift register (TSR).	DILD : IVEN Iransmit Enable Bit
The TSR register is not accessible to the user. It	0 - Transmit disabled
is a parallel-in-serial-out-shift register.	Bit 4 : SYNC : USABT Mode Select
- The TSR register adds start and stop bits to the	1 : Synchronous mode
8 bit data making it 10 bit data. This 10-bit	0 : Asýnchronous mode
data is serially transmitted through the TX pin	Bit 3 : 0
of the PIC18 microcontroller.	Bit 2 : BRGH High Baud Rate Select
12.13.3 RCREG Register	When SYNC = 0
Withow the 10 bit date is received at the DV min	BRGH = 1 High speed
- when the 10 bit data is received at the AX pin, the PIC18 microcontroller reframes the data to	BRGH = 0 Low speed
8 bits by eliminating the start and stop bits.	When SYNC = 1
The 8 bit data is placed into the RCREG	In synchronous mode it is unused.
register.	1 - TSR empty
e.g. : MOVFF RCREG, PORTC ; This	0 = TSR full
instruction will copy the data in RCREG	Bit 0 : Tx9D 9 th bit of transmit data.
register to Port C.	This bit can be used as address / data or parity bit.
12.13.4 TXSTA (Transmit Status and Control Persister)	Fig. 12.13.1 : TXSTA register
	12.13.5 RCSTA (Receive Status and
Size and use	Control Register)

It is an 8 bit register. It is used to select one of the serial communication modes i.e. synchronous / asynchronous, data frame size.

Fig. 12.13.1 shows the TXSTA register.

We know that the TSR register transmits 10 bit data through the TX pin. When the TSR register transmits the 10th bit i.e. the stop the **Size and use :** It is an 8 bit special function register used for serial communication for enabling the serial port to receive a data byte.

Fig. 12.13.2 shows the RCSTA register.

nte de		14	2.14 USART Asynchronous Mode
Bi SP	t 7 Bit 0 EN RX9 SREN CREN ADDEN FERR OERR RX9D	_	In the asynchronous mode, the PIC18UART
Bit 7	 SPEN Serial Port Enable Bit. 1 : Serial port enabled. It makes TX and RX pins as serial port pins. 0 : Serial port disabled. 		sends 8 bits or 9 bits along with start and stop bits. It uses a nonreturn-to-zero (NRZ) format. For achieving different baud rates there is an
Bit 6	 RX9 9 bit Receive Enable Bit. 1 : selects 9 bit reception 0 : selects 8 bit reception 	-	on-chip dedicated 8-bit baud rate generator. The UART is responsible for serially transmitting and receiving the data.
Bit 5 :	SREN : Single Receive Enable Bit It is not used in asynchronous mode	-	Fig 12.15.1 shows block diagram the UART transmitter and Fig 12.15.2 shows the UART
Bit 4	: CREN Continuous Leceive Enable bit. 1 = enable continuous reception 0 = disable continuous reception		receiver. Both these sections are functionally independent. However they have same baud rates and employ the same data format.
Bit 3	: ADDEN Address Detect Enable Bit. When SYNC = 0 and RX9 = 1 1 = enable address detection	· . 	By clearing the SYNC bit in the TXSTA register we can select the UART asynchronous mode.
	0 = disables address detection and 9 th bit can be used as parity bit	-	Depending on the BRGH bit in the TXSTA register, the baud rate generator is responsible
Bit 2	: FERR : Framing Error Bit. 1 = Framing error 0 = no framing error		for producing a clock of either x16 or x64 of the bit shift rate.
Bit 1	: OERR : Overrun Error Bit. 1 = Overrun error	-	The UART does not support parity. However a 9 th bit can be added as parity using software.
Bit 0	0 = no overrun error : RX9D 9 th bit of Received Data.	-	Asynchronous mode is stopped during SLEEP. The USART Asynchronous Mode comprises of
	1 = 9 th bit received was '1' 0 = 9 th bit received was '0'	1	the following : 1. – Sampling circuit
	Fig. 12.13.2 : RCSTA register	• .	2. Baud Rate Generator
L2.13	.6 PIR1 Register		3. Asynchronous Transmitter
Bit 7	Bit 0		4. Asynchronous Receiver

 RCIF
 TXIF
 In Se

 RCIF:
 Receive Interrupt Flag Bit
 The rate g

 1 = Data is received into RCREG register and when this data is read, the RCIF flag is cleared so that next data byte can be received.
 The RC7/H preset

 0 = RCREG register is empty
 In Se
 The RC7/H preset

 TXIF:
 Transmit Interrupt Flag bit
 In t
 async

 0:
 TXREG is full
 In t
 async

Fig. 12.13.3 : PIR1 register

- Bits D4 and D5 of PIR1 register are used by the UART. They are TXIF (Transmit Interrupt Flag) and RCIF (Receive Interrupt Flag) as shown in Fig. 12.13.3.
- Fig. 12.15.1 shows the block diagram of UART transmitter.

In Section 12.13.1 we have seen how the baud

The sampling circuit samples data on the

RC7/RX pin three times to check the signal level

the

present at the RX pin i.e. high or low.

In the next sections we will see

UART Asynchronous

asynchronous transmitter and receiver.

Transmitter

rate generator is used to different baud rates.



Fig. 12.15.1 : Block diagram of UART transmitter

- **TSR (Transmit Shift Register)** is the heart of the transmitter. This register is loaded after stop bit of previous data is transmitted. The TRMT flag is set to indicate TSR register is empty.
- The TSR register transmits 10 bit data (8 bit data from TXREG + 1 start bit + 1 stop bit) through the TX pin.
- After the data is transferred to the TSR register, the TXREG is made empty and TXIF flag is set.
- The TXIF can be enabled/disabled by TXIE bit. The TRMT flag indicates the status of TSR whether it is empty or full.
- By setting the TXEN bit in TXSTA register we can enable transmission.
- After the TXREG is loaded with data and desired baud rate is generated, the transmission will start. At this time the TSR register is empty. After the data is transmitted the TSR register is full and TXREG is empty.
- If the TXEN bit in the TXSTA register is cleared, then the ongoing transmission will be aborted. This clearing will reset the transmitter and the RC6/TX pin will be in high-impedance state.
- If we want 9 bit transmission, then the TX9 bit in the TXSTA register should be set indicating select 9 bit transmission. Then the 9th bit should be written in bit 0 i.e. TX9D bit of TXSTA register.

For 9 bit transmission before writing data to TXREG register, the 9th bit must be written. Otherwise if the TSR is empty incorrect data will be transmitted.

12.15.1 Setting up Asynchronous Transmission

Following are the steps to be followed for asynchronous transmission.

Step I	:	For setting the baud rate, initialize the SPBRG register. For high speed, set the BRGH bit in TXSTA register.
Step II	;	Select asynchronous transmit mode by clearing the SYNC bit in TXSTA register and setting the SPEN in the RCSTA register.
Step III	:	Set the TXIE, PEIE, GIE bits if interrupt operation is needed.
Step IV	:	Set the TX9 bit in TXSTA register, if 9 bit transmission is needed.
Step V	:	Set the TXEN bit of TXSTA register to start transmission and set TXIF flag.
Step VI	:	Load TX9D bit i.e. 9 th bit if 9 bit transmission is selected.
Step VII	:	Start transmission i.e. load the data into the TXREG register.

Fig. 12.15.2 shows the timing diagram for 8 or 9 bit transmission in asynchronous mode.

12-37

MSSP Stru., UART & Inter. Serial Port



Fig. 12.15.2 : Timing diagram for 8/9 bit transmission in asynchronous mode

12.16 UART Asynchronous Receiver

Fig. 12.16.1 shows the UART receiver block diagram.

- The data is received on the RC7/RX/DT pin. This data is responsible for driving the data recovery block.
- The RSR (Receive shift register) is the heart of the receiver. The CREN bit of RCSTA register must be set to enable data reception.
- Once the RC7/RX pin is sampled for the STOP bit, the data that is received is sent to the RCREG register. After the data transfer is complete the RCIF is set.
- The RCIF flag can be enabled/disabled by the RCIE bit.
- After the RCREG is empty, the RCIF flag is cleared.
- With the help of FIFO, we can receive two bytes and load them in FIFO.
- If the third byte is received and the RCREG is full then OERR (overrun error) bit is set. This results in a loss in data byte in RSR register.

- The OERR bit has to be cleared by software.
- For retrieving the two bytes of data in FIFO, the RCREG can be read twice.
- If a stop bit is detected having low level, then the FERR bit (framing error bit) is set.
- For receiving the 9th bit RX9 bit of RCSTA register should be set.
- Before reading the RCREG register, the programmer must read the RCSTA register so that is not lost.
- The 9th bit is placed in RX9D bit of RCSTA register.
- The ADDEN bit can program the serial port such that if it receives a stop bit, it will interrupt the serial port provided the RX9D bit is set.
 - If the receiver is configured in 9 bit mode, then only the ADDEN bit can be used. If it is set, after the stop bit no data will be loaded in the receive buffer and no interrupt will occur.

Ľ

12-38

MSSP Stru., UART & Inter. Serial Port



Fig. 12.16.1 : UART receiver block diagram

12.16.1 Setting up Asynchronous Reception without Address Detect Mode

Following are the steps to be followed for asynchronous mode reception without ADDRESS detect.

Step I	:	For setting the baud rate, initialize the SPBRG register. For high speed, set the BRGH bit in TXSTA register.
Step II	:	Select asynchronous receive mode by clearing the SYNC bit in TXSTA register and setting the SPEN bit in RCSTA register.
Step III	:	Set the RCIE, PEIE, GIE bits, if interrupt operation is needed.
Step IV	4	Set the RX9 bit in RCSTA register, if 9 bit reception is needed.
Step V	:	Set the CREN bit in RCSTA register to enable data reception.
Step VI	:	When the reception is complete the RCIF flag is set.
Step VII	:	If 9 bit reception is enabled, read RCSTA register and check if any error occurred while data was received.
Step VIII	:	Read the RCREG register for reading 8 bit data received.
Step IX	:	Clear the error if any by clearing the CREN bit.



12.16.2 Setting up Asynchronous Reception with Address Detect

Fig. 12.16.3 timing diagram for 8/9 bit reception in asynchronous mode with address detect. The data byte is followed by a address byte in the timing diagram.

The steps to be followed for asynchronous mode reception with address detect are as follows :

Step I :	For setting the baud rate, initialize the SPBRG register. For high speed set BRGH bit in TXSTA register.
Step II :	Select asynchronous receive mode by clearing the SYNC bit in the TXSTA register and setting the SPEN bit in
Sten III	the RCSTA register. Set the RCIE PEIE GIE bits if
	interrupt operation is needed.
Step IV :	9 bit reception is needed.
Step V :	To enable address detect, set the ADDEN bit.

Rea

Step VI	:	Set the CREN bit in RCSTA register to enable data reception.	12.17 Programming the PIC18 to Transfer Data Serially
Step VII	:	When the reception is complete, the RCIF flag is set. Depending on the RCIE/PEIE/GIE bits an interrupt	Following are the steps for transferring data bytes serially :
Step VII	I :	can be generated. If 9 bit reception is enabled, read the RCSTA register and check if any error occurred while data was	Step I : Load 20 H into TXSTA register. 20 H indicates 8 bit data, asynchronous mode, low baud rate and transmit enabled.
Step IX	:	received. Read the RCREG register for	Step II : Make pin RC6 i.e. TX pin an output pin. Ster III : Load SPBRG register for setting the
Step X	:	find if the device is addressed. Clear the error if any found, by	baud rate for transferring data serially.
- 1		clearing the CREN bit in RCSTA register.	Step IV : Enable serial port by setting the SPEN bit in RCSTA register.
Step XI	:	Clear the ADDEN bit if the UART is being addressed. This allows the	Step V : Load the character byte to be transmitted into TXREG register.
		data and address bytes to be read into the receive buffer register and the microcontroller can be	Step VI : Observe the TXIF flag to check whether UART is ready for transferring next data byte.
		interrupted.	Step VII : For transferring next character, go
	•		Ex. 12.17.1
			Write a PIC18 program to transfer the letter 'A' serially at
Stop			Soln. :
		Л	C18 program :
Start Bit 0	ţ	Bit 8 = 1, address E 55 55	<pre>#include <p18f458.h> void main (void) { TXSTA = 0x20; // 8bit, asynchronous mode SPBRG = 15; // 9600 baud rate, XTAL = 10 MHz TXSTAbits.TXEN = 1; // Enable transmit</p18f458.h></pre>
Bit 8 byte		data byte	RCSTAbits.SPEN = 1 ; // Enable serial port TRISCbits.TRISC6 = 0 ; // TX = output while (1) {
			<pre>TXREG = 'A'; while (PIR1bits.TXIF = = 0); }</pre>
			Ex 12 17.2
Star	•	<u>ت</u> ق	Write a program to transmit message "YES" serially at 9600
ac7/RX	Receive	ad RCRE RCIF	baud rate, 8 bit data and 1 stop bit. Do this continuously Soln.:

ng the PIC18 **Data Serially**

MSSP Stru., UART & Inter. Serial Port



Ex. 12.17.3

}

Write a program to send the message "University of Pune" to the serial port continuously. Assume a SW is connected to pin RB2. Monitor its status and set the baud rate as follows :

SW = 0 9600 baud rate SW = 1 38400 baud rate Assume XTAL = 10 MHz

Soln. :

By making the BRGH = 1 in TXSTA register we can quadruple the baud rate with same value in SPBRG register.

Program :

#include <p18f458.h></p18f458.h>	
#define mybit PORTBbits.RB2	
void main (void)	
unsigned char x ;	
unsigned char mess [] = "	University of Pune";
TRISBbits.TRISB2 = 1 ;	// Make RB2 an input
TXSTA = 0x20; //	8 bit, asynchronous mode
SPBRG = 15;	// 9600 baud rate
TRISChits.TRISC $6 = 0$;	// TX = output

Ex. 12.17.4 Write a C18 program to send different strings to the serial port. Assuming that a switch is connected to pin port B.6, monitor its status and if.

SW = 0; send your first name

SW = 1 ; send your last name

Assume XTAL = 10 MHz, baud rate of 9600 and 8 bit data. Soln. : Program :

finclude <p18f458.h></p18f458.h>	
define mybit PORTBbits.RB6	designed and the
oid main (void)	
-{	
unsigned char x ;	
unsigned char firstname [] :	= "URVASHI";
unsigned char lastname [] =	= "SHAH" ;
TRISBbits.TRISB $6 = 1$;	//RB6 = 1
TXSTA = 0x20;	
SPBRG = 15;	// 9600 baud rate *
TXSTAbits.TXEN = 1;	// Enable transmit
RXSTAbits.SPEN $= 1$;	/ Enable serial port
TRISCbits.TRISC6 = 0;	// TX = output
if $(mybit = = 0)$	
{	
for $(x = 0; x < 7; x++$)
11	If $SW = 0$ send first name



Ex. 12.17.5

Assume a switch is connected to pin RD7. Write a program to monitor its status and send two messages to the serial port continuously as follows : SW = 0send "NO" send "YES" SW = 1

Assume XTAL = 10 MHz, set baud rate = 9600.

Soln.:

#include < P18F458.h> #define SW PORTDbits.RD7 void main (void)

ſ unsigned char x; unsigned char mess1 [] = "NO"; unsigned char mess2 [] = "YES"; // RD7 = input TRISDbits.TRISD7 = 1 ; // TX = output TRISCbits.TRISC6 = 0; // asynchronous mode, 8 bit TXSTA = 0x20;SPBRG = 15: // baud rate = 9600 // Transmit enabled TXSTAbits.TXEN = 1; RCSTAbits.SPEN = 1; // Enable serial port if (SW = = 0)// Check switch for (x = 0; x < 2; x++)/ if SW = 0, send NO while (PIR1bits.TXIF = = 0); // wait for transmit TXREG = messl[x];// put character in buffer

else for (x = 0; x < 3; x++) // if SW = 1, send YES ł while (PIR1bits.TXIF = = 0); // wait for transmit TXREG = mess 2 [x];// put character in buffer while (1);

Programming the PIC18 to 12.18 **Receive Data Serially**

Following steps need to be considered for receiving data bytes serially.

Step I	:	Load 90H into RCSTA register
Step II	:	Load TXSTA with 00H.
Step III	:	Load SPBRG for setting the correct hand rate
Step IV	:	Make RX pin i.e. $RC = 1$ input for receiving data.
Step V	:	Monitor the RCIF flag to see if data is received.
Step VÍ	:	If RCIF = 1, the RCREG holds a data byte and its contents are transferred or saved.
Step VII	:	Goto step V, to receive the next character.
Ex. 12.18.1 Write a PIC placing them 1 stop bit. Soln. :C18	18 pi n on pro	ogram for receiving data bytes serially and port D. Set baud rate 4800 8 bit data and gram :
#include <	PIR	2158 b>

void main (void) { TRISD = 0;// Port D = output port RCSTA = 0x90 ; // Enable serial port and receiver SPBRG = 20: // Baud rate = 4800 TRISChits.TRISC7 = 1; // RX = input while (1) ł while (PIR1bits.RCIF = = 0);

> PORTD = RCREG;// send received data

bytes to port D



MSSP Stru., UART & Inter. Serial Port

12.19 Quadrupling the Baud Rate in PIC18

- There are two methods to increase the baud rate in PIC18. They are :
 - (i) To use a crystal of high frequency. However this method is not suitable because the crystal frequency is fixed.
 - (ii) Modify the BRGH bit in the TXSTA register keeping the crystal frequency unmodified. This method is used for quadrupling the baud rate.

12.19.1 Baud Rates with BRGH = 0

For BRGH = 0

The instruction cycle frequency for = $\frac{f_{osc}}{\Lambda}$

 $=\frac{10 \text{ MHz}}{4}=2.5 \text{ MHz}$ PIC18 microcontroller.

For setting the baud rate the PIC18's UART circuit divides this instruction cycle frequency by 16.

Desired baud rate = $\frac{10 \text{ MHz}}{4 \times 16 (X + 1)}$

 \therefore Desired baud rate = $\frac{156250}{(X+1)}$

156250 Hz is the frequency used by UART to set baud rate when BRGH = 0.

Table 12.19.1 gives the SPBRG for different baud rates.

12.19.2 Baud Rates with BRGH = 1

For BRGH = 1

The instruction cycle frequency = $\frac{f_{osc}}{4} = \frac{10 \text{ MHz}}{4}$

= 2.5 MHz for PIC18 microcontroller.

For setting the baud rate PIC18's UART circuit divides this instruction cycle frequency by 4.

:.. Desired baud rate = $\frac{2.5 \text{ MHz}}{4 (X + 1)} = \frac{625000}{(X + 1)}$

625000 Hz is the frequency used by UART for setting the baud rate when BRGH = 1.

Table 12.19.1 gives the SPBRG values for different baud rates.

Table 12.19.1 : SP	BRG	values	for	different	baud	rates
	(XTA)	L = 10	MH	Hz)		

Baud Rate	BRGH = 0 SPBRG (Decimal)	SPBRG = <u>156250 - 1</u> baud rate SPBRG (HEX)	BRGH = 1 SPBRG (Decimal)	SPBRG = <u>625000</u> baud rate - 1 SPBRG (HEX)
1200	129	81H	519	207H
2400	64	40H	259	103H
4800	32	20H	129	81H
9600	15	0FH	64	40H
19200	7.	07H	32	20H
38400	3	03H	15	0FH
57600	2	02H	10	0AH

Table 12.19.2 shows how the baud rate are quadrupled if BRGH = 1. While SPBRG value remains same. XTAL = 10 MHz from Table 12.19.1.

Table 12.19.2

	SPBRG value Decimal	BRGH = 0	BRGH = 1	
	. 15	9600	38400	
	32	4800	19200	
1	64	2400	9600	
	129	1200	4800	

Ex. 12.19 1

Write a program for PIC18 microcontroller to transfer letter 'H' serially at 57600 baud rate continuously. Assume XTAL = 10 MHz. Use BRGH = 1.

Soln. : Program :

vo

nclude <p18f458.h></p18f458.h>	
id main (void)	
{	
TXSTA = 0x20;	// asynchronous mode, 8 bit
SPBRG = 0x10;	// baud rate = 57600
TRISChits.TRISC $6 = 0$;	// TX = output pin
TXSTAbits.TXEN = 1 ;	// Enable Transmit
RCSTAbits.SPEN $= 1$;	// Enable serial port
while (1)	
{	
while (PIR1bits.TXIF	= = 0);
TXREC = 'H';	// Send letter 'H'
}	
the second se	the second s

(F)°

	Write a program to send two messages "I ow speed" and
rite a program to send message "Welcome to Pune" to the	"High speed" to the serial port. Assume that a switch is
erial port continuously. Assume a SW is connected to pin	connected to pin RB5, monitor its status and set the baud
B0. Monitor its status and set the baud rate as follows :	rate as follows :
W = 0 1200 baud rate	SW = 0 9600 baud rate
W = 1, 4800 baud rate	SW = 1 38400 baud rate
ssume XTAL = 10 MHz	Assume XTAL = 10 MHz.
oin. :	Soln. : Program :
rogram :	#include <p18f458.h></p18f458.h>
<pre>#include <p18f458.h></p18f458.h></pre>	#define SW PORTBbits.RB5
#define SW PORTBbits. RB0	void main (void)
oid main (void)	{
{ · · · · · · · · · · · · · · · · · · ·	unsigned char x ;
unsigned char x ;	unsigned char mess [1] = "Low speed":
unsigned char mess [] = "Welcome to Pune";	unsigned char mess? [] = "High sneed"
TRISBbits.TRISB0 = 1 ; // RB0 = input	TRISPLite TRISPS = 1 . //RR5 = input
TRISChits,TRISC6 = 0; //TX = output	TDISCHARTDISCE -0 , $//TV = output$
TXSTA = $0x20$; // 8 bit, asynchronous mode	$\frac{1}{1000} \frac{1}{1000} \frac{1}{1000} \frac{1}{1000} \frac{1}{10000} \frac{1}{10000000000000000000000000000000000$
SPBRG = 129; // baud rate = 1200	$1\lambda S1A = 0x20$; // asynchronous mode, o bit
TXSTAbits.TXEN = 1; // Transmit enable	SPBRG = 15 ; // baud rate = 9000, XTAL = 10 MHz
RCSTAbits.SPEN = 1 ; //Enable serial port	TXSTAbits.TXEN = 1 ; // Enable transmit
if $(SW = = 0)$ // if switch = 0 send message	RCSTAbits.SPEN = 1; //Enable serial pert
at baud rate 1200	$if (SW = = 0) \cdot$
· · · ·	{
for $(x = 0; x < 15; x++)$	for $(x = 0; x < 9; x + +)$
	4
while (PIR1bits.TXIF = $= 0$);	while (PIRIBits.TXIF = = 0);
// wait for transmit	TXREC = mess1 [x];
TXREG = mess [x];	// send message "low speed"
// put the value in TXREG	3
	,
	alca
else	eibc
1	T = T = T = T = 1
TXSTA = TXSTA $ 0x4;$ // if switch = 1	1AO1A = 1AO1A 0X4; // Quadruple band rate to 39400 by making RRCH = 1
for $(x = 0 : x < 15 : x + 1)$	0.0400 by making biton = 1
// Quadruple baud rate = 4800	10r $(x = 0; x \le 10; x \pm 1)$
and send message	
	while (PIR1bits.TXIF = $= 0$);
while (PIB lbits, TXIF = $= 0$):	TXREG = mess 2 [x];
TXRFC = mess [x]:	// send message "High speed"
	}
	<pre>}</pre>
, kilo (1) .	while (1);
wille (1);	

12-45

Anormaria Challenthia



- While calculating the baud rates we only consider the integer part, the decimal part is not considered. This introduces an error in the baud rate.
- For finding this error we use the formula :
 error = calculated value of SPBRG Integer part

Integer part

e.g. : for BRGH = 0, XTAL = 10 MHz, baud rate = 2400

SPBRG = $\frac{156250}{2400} - 1 = 65.1 - 1 = 64.1 = 64$ \therefore error = $\frac{64.1 - 64}{65} = 0.15\%$

The baud rate can also be calculated as, error = $\frac{\text{calculated baud rate} - \text{desired baud rate}}{\text{desired baud rate}}$

e.g.: For BRGH = 0, XTAL = 10 MHz, baud rate = 2400

SPBRG value =
$$\frac{156250}{2400} - 1 = 65.1 - 1$$

$$= 64:1 = 64$$

∴ Calculated baud rate = $\frac{156250}{(64 + 1)} = 2403$
∴ error = $\frac{2403 - 2400}{2400} \times 100\%$
error = 0.125%

Table 12.20.1 lists the SPBRG values and % error for different baud rate, assuming XTAL = 10 MHz.

Table	12.20.1
-------	---------

Baud rate	BRG	H = 0	BRGH = 1		
	SPBRG	%Error	SPBRG	%Error	
1200	129	0.15%	519	0.16%	
2400	64	0.15%	259	0.125%	
4800	32	1.3%	129	0.15%	
9600	15	1.7%	64	0:15%	
19200	7	1.7%	32	1.3%	
38400	3	1.5%	15	1.7%	



13.1 Interfacing DAC, ADC and Sensors

- Most of the physical quantities such as temperature, pressure, displacement, vibrations etc. are available in analog form. These quantities are represented accurately in analog form but it is difficult to process, store or transmit the analog signal because noise easily introduces error.
- Hence to reduce these errors it is always better to express these physical quantities in the digital form.
- The digital representation of a signal makes storage possible, processing simpler and transmission easier.
- Therefore A to D conversion is necessary. Now once the processing, transmission etc. is done the signal should be brought back to its analog form, for which the D to A conversion is essential.
- Both ADC and DAC circuits are called as data converters and they are available in the IC form.
- Fig. 13.1.1 shows a A/D and D/A converter application.



Fig. 13.1.1 : A/D and D/A converter application

As shown in the Fig. 13.1.1 the A/D conversion involves band limiting the signal, sampling the signal, quantizing it and encoding it into a suitable digital format before transmission. Once the signal is transmitted, it is received and converted back to analog form by the decoder and the reconstruction filter.

13.2 DAC 0808 and its Interfacing with PIC Microcontroller

The DAC 0808 is an 8-bit current output monolithic DAC manufactured by the National semiconductor corporation. It is a 16 - pin IC available in dual in line DIP plastic package. The analog output is available in the form of current I_o . That means I_o is proportional to the 8-bit digital input. The important features of DAC 0808 are as follows:

13.2.1 Features of DAC 0808

Fast settling time	150 nsec. Typically
Power supply voltage range	± 4.5 mW at ± 5V
Low power consumption.	33 mW at ± 5V.
High speed multiplying input slew rate	8 mA/μ sec.
Interfaces directly with TTL, DTL and CMOS	logic levels.

13.2.2 Pin Configuration and Functional Block Diagram

- The pin configuration and functional block diagram of DAC 0808 are as shown in Fig. 13.2.1(a) and (b) respectively.
- The internal block diagram shows that DAC 0808 consists of R-2R ladder along with current switches and reference current amplifier.
- A_1 to A_8 are the 8-digital input lines with A_1 as the most significant bit and A_8 as the least significant bit.
- The analog output is available in the form of current I_o , therefore we need to use an external current to voltage converter if the analog output in the form of voltage is required.
- DAC 0808 requires a dual polarity (±) supply voltage, typically ± 15V, for its operation. The reference voltage can be either positive or negative.
- An external reference voltage should be applied to either V_{REF} (+) or V_{REF} (-) depending on the polarity of reference voltage.

Interfacing ADC-DAC





Fig. 13.2.1(b) : Functional block diagram of DAC 0808

13.2.3 Interfacing DAC to PIC18

Fig. 13.2.2 shows the interfacing of DAC 0808 to PIC18.





The output of DAC is a current which is converted into voltage using opamp based current-to-voltage (I-V) converter. The analog output current Iout of the DAC depends on the I_{ref} flowing into the V_{ref} terminal and the status of the $D_0 - D_7$ bits. It is expressed as, $I_{out} = I_{ref} \left(\frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256} \right)$ where, $D_7 = MSB$ I_{ref} depends on V_{ref} voltage and the resistors table. 1 K Ω and 1.5 K Ω connected. $I_{ref} = \frac{V_{ref}}{1 K + 1.5 K} = \frac{5 V}{2.5 KQ}$ $I_{ref} = 2 \text{ mA}$ If $D_0 - D_7 = FFH$ then (a) $I_{out} = 2 \text{ mA} \times \left(\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256}\right)$ $I_{out} = 2 \text{ mA} \times \frac{255}{256} = 1.99 \text{ mA}$ $V_{out} = 1.99 \text{ mA} \times 5 \text{ K}\Omega = 9.96 \text{ V}$ If $D_0 - D_7 = 80$ H then (b) $I_{out} = 2 \text{ mA} \times \left(\frac{1}{2} + \frac{0}{4} + \frac{0}{8} + \frac{0}{16} + \frac{0}{32} + \frac{0}{64} + \frac{0}{128} + \frac{0}{256}\right)$ $I_{out} = 1 \text{ mA}$ $V_{out} = 1 \text{ mA} \times 5 \text{ K}\Omega = 5 \text{ V}$

If $D_7 - D_0 = 00$ H then $I_{out} = 0$, $V_{out} = 0V$ (c) DAC is commonly used in waveform generation as shown in examples.

Ex. 13.2.1

Design a PIC18 based system to interface DAC. Write the C and an assembly language programs to generate a sine wave,

Soln.:

Fig. 13.2.2 shows the interfacing diagram for interfacing a PIC18 based system to DAC 0808.

We need to calculate the values for sinusoidal waveform between 00H and FFH. This is done by the following table. Here we have divided the entire cycle of 360° into 48 parts each of incremental 7.5°. Hence the angles are 0°, 7.5°, 15°, 22.5°....

We cannot have negative voltage in the output of our microcontroller. Hence for Sin 0, we need the output to be in centre i.e. 2.5V, treating it as x-axis. Hence we add 2.5V to every calculation as seen in the fourth row of the table below. Then we find the corresponding value for each voltage by multiplying it with the maximum count and dividing it by maximum voltage as given in the fifth column of the

Note: If you still reduce the step size from 7.5°, you may get a better waveform. For the program in assembly, we have taken the angles at an interval of 30°. This gives less accurate output.

Calculation of array elements

Sr. Nc.	Angle in degrees (θ)	sin (θ) .	Count = 2.5 +(2.5 * sin θ)	count*256/5
0	0	0	2.5	128
Ĩ	7.5	0.130578428	2.826446071	145
2	.15	0.258920827	3.147302068	161
.3	22.5	0.382829457	3.457073643	177 [.]
4	30	0.500182502	3.750456255	192 ·
5	37.5	0.608970405	4.022426013	206
.6	45	0.707330278	4.268325695	219
7	52.5	0.793577803	4.483944508	230
8.	60	0.866236075	4.665590188	239
9	67.5	0.924060891	4.810152227	246
10	. 75	0.966062056	4.915155141	252
11	82.5	0.991520342	4.978800856	255
12	90	0.9999998	4.9999995	256
13	97.5	0.991355227	4.978388068	255
14	105	0.965734654	4.914336634	252
15	112.5	0.923576807	4.808942018	246
16	120	0.8656036	4.664008999	239
17	127.5	0.792807767	4.482019417	229

Sr. No.	Angle in degrees (θ)	sin (θ)	Count = 2.5 +(2.5 * sin 0)	count*256/5
18	135	0.706435867	4.266089666	218
19	142.5	0.607966935	4.019917336	206
20	150	0.499087156	3.74771789	. 192
21	157.5	0.381660992	3.45415248	177
22	165	0.257699252	3.144248131	161
23	172.5	0.129324662	2.823311654	. 145
24	180	0.001264489	2.496838778	128
25	187.5	0.131831986	2.170420034	111
26	195	0.260141988	1.849645029	95
27	202.5	-0.38399731	1.540006725	79
28	210	0.501277049	1.246807379	² 64
29	217.5	0.609972902	0.975067745	50
30	225	0.708223559	0.729441104	37
31	232.5	0.794346571	0.514133573	26
32	240	0.866867165	0.332832087	17
33	247.5	0.924543497	0.188641258	10
34	255	0.966387914	0.084030214	4
35	262.5	0.991683872	0.02079032	1
36	270	0.999998201	4,9999	256
37	277.5	0.991188527	0.022028682	1
38	285	0.965405707	0.086485732	4
39	292.5	0.923091247	0.192271883	10
40	300	-0.86496974	0.337575649	17
. 41 .	307.5	0.792036463	0.519908843	27
42	315	0.705540326	0.736149186	38
43	322.5	0.606962492	0.98259377	50
44	330	0.497991012	1.25502247	64
45	337.5	0.380491917	1.548770208	79
46	345	0.256477265	1.858806837	95
47	352.5	0.128070688	2.17982328	112
48	360	0.002528976	2.50632244	128

1	3-	4	
		-	
	1		

Algorithm

Main Program

- Step I : Initialize data according to the above table
- Step II : Issue the data one by one from the array.
- **Step III** : Repeat the above step continuously to get a continuous waveform

C Program

include <P18F458.h>

char array [] = {128, 145, 161, 177, 192, 206, 219, 230, 239, 246, 252, 254, 255, 254, 252, 246, 239, 229, 219, 206, 192, 177, 161, 145, 128, 111, 95, 79, 64, 50, 37, 26, 17, 10, 4, 1, 0, 1, 4, 10, 17, 26, 37, 50, 64, 79, 95, 111};

// data according to above calculation in table. void main (void)

unsigned char i ; TRISB = 0 ; while (]) for (i = 0 ; i < 48 ; i++) PORTB = array [i]; }

13.3 PIC18F458 ADC Features and Programming

ADC is most commonly used in data acquisition systems. Hence, the PIC microcontrollers have an on-chip ADC.

The Analog - to - Digital (A/D) converter for PIC18 has following features.

Micro	controllers (SPPU-E&TC)	13-5	Interfacing ADC-DAC
(i) (ii)	It is a 10 bit ADC. Depending on the PIC18 family member the chip can have 5 to 15 channels. In PIC18F458 there are 8 inputs RA0-RA7 of port A. They are used as 8 analog channels.		CHS2:CHS0 111 111 111 111 111 111 111 1
(iii)	 The A/D module has four registers. They are : (a) ADRESH (A/D Result High Register) (b) ADRESL (A/D Result Low Register) (c) A/D control register 0 (ADCON0) (d) A/D control register 1 (ADCON1) 		Fig. 13.3.1 : PIC ADC F
(iv)	The ADRESH and ADRESL registers hold the result of the A/D conversion and give a 16 bit output. However, as the PIC has a 10 bit A/D converter, 6 of the 16 bits will remain unused. The upper 6 or lower 6 bits can be left unused.	13 Si	Image: Second
(v)	The ADCON0 is a A/D control register used for setting the conversion time. It can also be used to select the analog input channel. The ADCON1 is a A/D control register used for setting V_{tef} voltage.	- -	se: ADCON0 register is used for setting the conversion time. It is also used for selecting the analog channel.Fig. 13.3.2 shows the ADCON0 register.On power up, the ADC is turned off so as to
(vi)	The analog reference voltage V_{ref} can be selected by using V_{DD} or voltage level on the V_{REF+} or V_{REF-} pins. $V_{ref} = V_{ref}(+) - V_{ref}(-)$		decrease the power consumption. The ADON bit of ADCON0 register is used to turn on the ADC. To start and observe the A/D conversion the
(vii)	The A/D conversion time is decided by the crystal oscillator connected to OSC1 and OSC2 pins of PIC18F458. It has to be greater than 1.6 ms. Fig. 13.3.1 shows the PIC18 ADC Block Diagram.		GO/DONE bit is used. The ADCS0 and ADCS1 bits are used to set the conversion time. ADCS2 bit belongs to ADCON1 register.
•			

13-6

16. 20 The Con-

Interfacing ADC-DAC

	· · · · · · · · · · · · · · · · · · ·					•	·····
ADCS	1 ADCS0	CHS2	CHS1	CHS0	GO/DONE	-	ADON
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
t 7-6	ADCS1 : ADCS	0 : A/D Cor	version Clo	ck Selects l	oits.	•	
	ADCON1 < ADCS2>	AD <adcs< td=""><td>CON0 1: ADCS0></td><td></td><td>Source for (</td><td>lock conv</td><td>ersion</td></adcs<>	CON0 1: ADCS0>		Source for (lock conv	ersion
	0		00	FOSC/	2		
	0		01	FOSC/	8		
	0		10	FOSC/	32	•	· · · ·
· · · ·	0		11	FRC (oscillat	clock derived f .or)	rom the in	ternal A/D R
	1	:	00	FOSC/	4	41.057 17.05 1	
	1		01	FOSC/	16	•	
	1 · · ·		10	FOSC/	04		
	1		11	FRC (oscillat	clock derived f	rom the in	ternal A/D R
t 5-3	CHS2 : CHS0 :	Analog Ch	annel Selec	t bits			•
	000 = Channel () (AN0)					
	001 = Channel 1	l (AN1)			I.	•	· · · · · · · · · · · · · · · · · · ·
	010 = Channel 2	2 (AN2)	· .	9 	1. 1 1		•
•	011 = Channel 3	3 (AN3)			an a		
	100 = Channel 4	(AN4)					
	101 = Channel	(ANO)					
	110 = Channel 6	T(AINO)			. ماريد زر		
9			. · · ·		Lit		
GO	DONE : A/D C	onversion S	Status bit			• •	
Wh	en ADON = 1 :						. •
1 = aut	= A/D convers: omatically clear	ion in pro ed by hard	gress (sett ware when	ing this b the A/D con	it starts the version is comp	A/D conve lete)	rsion which
0 =	A/D conversion	not in prog	ress				
1 Un	implemented :	Read as '0'			en e		•
0 AD	ON : A/D On bit	,		· · · · ·			
1=	A/D converter n	nodule is po	wered up				
-		1	· · · · · · · · · · · · · · · · · · ·				

Fig. 13.3.2 : ADCON0-A/D control register 0

Interfacing AD	C-DAC
----------------	-------

13.3.2 ADCON1 Register

Size: It is an 8 bit register.

Function: The ADCON1 register is used to select the V_{ref} voltage. Fig. 13.3.3 shows the ADCON1 register.

13-7

ADCON1 : A/D CONTROL REGISTER 1

ADFM	ADCS2	- 1 A	-	PCFG3	PCFG2	PCFG1	PCFG0
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

bit 7 ADFM : A/D Result Format Select bit

1 = Right justified, Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'

ADCS2 : A/D Conversion Clock Select bit. bit 6

ADCON1 < ADCS2>	ADCON0 <adcs1: adcs0=""></adcs1:>	Clock Conversion
0	00	FOSC/2
0	01	FOSC/8
0	10	FOSC/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	FOSC/4
1	01	FOSC/16
. 1	10	FOSC/64
· 1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5, bit 4 Unimplemented : Read as '0' bit 3

PCFG3: PCFG0: A/D Port Configuration Control bits

PCFG	AN7	AN6	AN5	AN4	AN3	AN2	ANI	ANO	V _{REF+}	V _{REF-}	C/R
0000	Α	A	A	A	- A	A	A	A	V _{DD}	V _{SS}	8/0
0001	A	A	A	Α	V _{REF+}	A	·A	A	AN3	V _{SS}	7/1
0010	D	D	D	Α	A	Α	Α	A	V _{DD}	V_{SS}	5/0
0011	D	D	D	Å	V _{REF+}	A	A	A	AN3	V _{SS}	4/1
0100	D	D	D	D	- A	\mathbf{D}	Α	A	V _{DD}	V _{SS}	3/0
0101	D	· D	D	D	V_{REF+}	, ∕°D	A	A	AN3	V _{SS}	2/1
011x	D	D	D	D	D	D	D	D	-	_	0/0
1000	Α	Α	Α	Α	V_{REF+}	V _{REF-}	Α	A	AN3	AN2	6/2
1001	D	D	A	Α	A	A	Α	A	V _{DD}	V _{SS}	/60
1010	D	D	Α	Α	V _{REF+}	A	Α	A	AN3	V _{SS}	5/1
1011	D -	D	А	Α	V _{REF+}	V _{REF-}	Α	A	AN3	AN2	4/2
1100	D	D	D	Α	V _{REF+}	V _{REF} _	A	A	AN3	AN2	3/2
1101	D	D	D	D	V _{REF+}	V _{REF-}	А	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	V_{DD}	V _{SS}	1/0
1111	D	D	D	D	V _{REF+}	V _{REF-}	D.	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references Note : Shaded cells indicate channels available only on PIC18F4X8 devices.

Fig. 13.3.3 : ADCON1 register

(ii)

We know that the 16 bit result of the A/D conversion is in ADRESH and ADRESL registers. For making this result either left or right justified (i.e. not using the higher or lower 6 bits) the ADFM bit of ADCON1 register is used.



Fig. 13.3.4 : ADRESH, ADRESL registers and ADFM bit

The PCFG bit is used for managing the port configuration of the A/D channel.

Ex. 13.3.1

For a PIC18 based system we have $V_{ref} = 5 V$.

Determine

(a) Step size,

(b) ADCON1 value if we require 3 channels and ADRESH : ADRESL are Left justified.

Soln.:

(a) Step size =
$$\frac{V_{ref}}{2^n} = \frac{5}{2^{10}} = \frac{5}{1024} = 4.8 \text{ mV}.$$

(b) ADCON1 = 0x000100 as 100 gives 3 analog input channels. ADFM = 0 for left justified.
 ADCS2 bits is x as it is decided by conversion speed.

13.3.3 A/D Conversion Time

- The A/D conversion is defined in terms of T_{ad} such that T_{ad} is the conversion time per bit.

Finding
$$T_{ad}$$
, a clock source of $\frac{f_{osc}}{2}$, $\frac{f_{osc}}{4}$, $\frac{f_{osc}}{8}$,
final subset of PIC18 chip.

conversion

Soln. : For ADCON register.

(i)
$$\frac{f_{osc}}{2} = \frac{5}{2} = 2.5 \text{ MHz}$$

 $T_{ad} = \frac{1}{2.5 \text{ MHz}} = 800 \text{ ns}.$

It is invalid because it is faster than 1.6 μs

$$\frac{f_{osc}}{8} = \frac{5}{8} \text{ MHz} = 625 \text{ KHz}$$
$$T_{ad} = \frac{1}{625 \text{ KHz}} = 1.6 \text{ }\mu\text{s}.$$

The conversion time = $12 \times 1.6 \ \mu s = 19.2 \ \mu s$

(iii)
$$\frac{f_{osc}}{32} = \frac{5}{32}$$
 MHz = 156.25 KHz
T_{ad} = $\frac{1}{156.25}$ KHz = 6.4 μ s.

The conversion time = $12 \times 6.4 \ \mu s$ = 76.8 μs

13.3.4 A/D Converter Programming using Polling

The steps for A/D converter programming using polling are :

Step I 🚙 :	Using the ADON bit of ADCON0
1	register, turn on the ADC.
Step II :	Select the ADC input channel
	with the BSF TRISA.x
1	instruction.
Step III :	Select the V_{ref} voltage.
Step IV :	Using ADCON0 and ADCON1
1 1	registers select the conversion speed.
Step V :	Wait for the needed acquisition period.
Step VI :	With the GO/DONE bit of
	ADCON0 register start conversion.
Step VII :	Check the GO/DONE bit to see if
	conversion is complete by polling.
Step VIII :	After the conversion is complete read the ADRESH and ADRESL
	registers to obtain the digital
	output.
Step IX :	Goto step V

ency

MHZ. Cala

Ex. 13.3.3

Interface ADC to PIC18 microcontroller. Write a program to get data from channel 0 of ADC and display the result on port C and port D every quarter of a second.

Soln.:



Fig. P. 13.3.3 : Interfacing ADC to PIC microcontroller **C** Program :

include<P18F458.h> void delay (unsigned int) ; void main (void) TRISB = 0; //Make port B output port TRISD = 0;//Make Port D output port TRISAbits.TRISA0 = 1; //RA0 = 1 $\frac{1}{64}$, channel 0, ADC on ADCONO = 0x81;ADCON1 = 0xCE; // fosc 64, AN0 input, right justified while (1) ADCON0bits.GO = 1; // start conversion while (ADCON0bits.DONE = = 1); //check end of conversion PORTB = ADRESL;//send low byte result to Port B PORTD = ADRESH; //Send high byte result to Port D Delay (250); // Quarter second delay void delay (unsigned int xtime) unsigned int i; unsigned char j; for (i=0; i < xtime; i++)for (j=0; j<165; j++);

13.3.5 A/D Programming using Interrupts

 For programming the A/D converter using interrupts we need to set the ADIE (A/D interrupt enable) flag in the PIE1 register. If this bit is set, then after the conversion the A/D interrupt flag (ADIF) is set in the PIR1 register. The ADIF flag forces the microcontroller to read binary outputs.

Ex. 13.3.4

Write a program using interrupts to get data from channel 0 of ADC and display the result on Port B and Port D every quarter of a second.

Soln. : C Program :

#	include <pic18f458.h></pic18f458.h>
#	pragma code hi_int = 0x0008 //high priority interrupt
	void delay (unsigned int);
	void hi_int (void)
	{
	my_isr();
	# pragma code //end high-priority interrupt
	# pragma interrupt my_isr
	void my_isr (void)
2	
	if (PIKIbits.ADIF = = 1) $(/D)^2 / DC$ suggestions intermediate
	// Did ADC cause interrupt :
	ADU_ION (); // II yes execute for
	i i i i i i i i i i i i i i i i i i i
	Volu main (volu)
	$TRISR = 0 \cdot //Make Port B output port$
	TRISD = 0 : // Make Port D output port
	TRISAbits.TRISA = 1; $//RA0 = 1$
	ADCON0 = 0x81;
	ADCONI = 0xCE:
	PIB1 bits $ADIF = 0$: //ADIF = 0
	PIE1bits ADIF = 1 : //Activate ADIE interrupt
	INTCONbits.PEIE = 1; //Activate peripheral interrupts
	INTCONDits.GIE = 1 ; //Activate interrupts globally
	while (1)
	ſ
	Delay (250) ;
	ADCON0bits. $GO = 1$; //Start conversion
	} •



 $V_{out} = 1024 \times 5 \text{ mV} = 5.12 \text{ V}$ for full scale output. i.e. the binary output number for A/D is the real voltage. To convert it to mV we multiply by $\frac{1}{1023}$ and then again convert it to volts and is displayed on the LCD.

Interfacing ADC-DAC

Program

include <P18F458.h> # define Ldata PORTD // port D = LCD data pins # define RS PORTBbits.RB0 //RS = PORTB.0# define RW PORTBbits.RB1 //RW = PORTB.1# define E PORT3bits.RB2 // E = PORTB.2void delay (unsigned int); void Ledemd (unsigned char value); void Leddata (unsigned char value); void Ledinit (); void main () TRISD = 0;// port D = output port TRISE = 0;// port B = output port Unsigned long voltage; unsigned int i; char digit [] = "0.000 Volts"; TRISAbits. TRISA0 = 1; // RA0 = 1// fosc/64, channel 0, ADCON0 = 0x81;ADC ON // fosc/64, AN0 input, ADCON1 = 0xCEright justified Lcd (); while (1) ADCON0bits.GO = 1: // start conversion while (ADCON0bits.DONE = = 1); //check for end of conversion voltage = ADC_Read (0); // Get the 10 bit result of A/D conversion voltage = voltage × 5000/1023 // convert it to mV digit [0] = (voltage/1000) + 48; Lcdddata (digit [0]); Leddata ("."); digit [1] = (voltage)%1000/10) + 48;Leddata (digit [1]); digit [2] = ((volfage%1000))%100/10) + 48;Display Lcddata (digit [2]); voltage on LCD digit [3] = (((voltage%100)in V %100)%10) + 48;Leddata (digit [3]); Lcddata ("V");



Draw an interfacing of temperature Sensor to PIC using Serial ADC and indicate excess temperature when exceed the set point by LED.

// Deselect serial ADC

}

CS = 1:

13-12

Interfacing ADC-DAC

// Make SCLK low during SCK = 0: conversion CS = 0;// Read data SCK = 1;Delay (); SCK = 0: // Get all 8 bits Delay ('); for (i = 0; i < 8; i++)SCK = 1;Delay (); SCK = 0: Delay (); LSBWREG = DOUT: // Get data from DOUT WREG = WREG < < 1; // Keep shifting for all 8 bits of data CS = 1;// Deselect ADC PORTB = WREC;// 8 bit data (temperature from sensor) TRISBbits.TRISB6 = 0; // RB6 = output pin while (1) ł mybyte = PORTB; // Get data if (mybyte > 65) LED = 1;// Turn on LED if temp exceeds set point else LED = 0;// Turn off LED if temp is below set point } Ex. 13.4.1

Syllabus Topic : Temperature Sensor Interfacing using ADC

13.4 Temperature Sensor Interfacing using ADC

- Temperature is the most-measured process variable in industrial automation. Most commonly, a temperature sensor is used to convert temperature value to an electrical value. Temperature Sensors are the key to read temperatures correctly and to control temperature in industrials applications.

- The LM34 are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Fahrenheit temperature.
- The LM35 are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature.
- The LM34/LM35 thus has an advantage over linear temperature sensors calibrated in degrees Kelvin, as the user is not required to subtract a large constant voltage from its output to obtain convenient Fahrenheit scaling.
- LM35 does not require any external calibration or trimming to provide typical accuracies of $\pm 1/4$ °C at room temperature and $\pm 3/4$ °C over a full -55 to +150°C temperature range.
- The LM35 is rated to operate over $a 55^{\circ}C$ to +150°C temperature range.
- As shown in the Fig. 13.4.1 the connection for LM35 is very simple. Also the output scale is linear with a change of 10mV/°C.



Fig. 13.4.1 : Circuit diagram for the LM35 basic temperature sensor (+2° C to +150° C)

Design a PIC18F458 based system to interface LM35 using ADC0848. Write the corresponding C program for reading and displaying temperature.

Soln.:

Fig. P. 13.4.1 shows PIC18F458 connection to temperature sensor.

- The LM35 is connected to channel 0 (RA0 pin). The channel AN2 (RA2 pin) is connected to V_{ref} of 2.56 V. It makes PCFG = 0010 for ADCON1 register.
- The 10 bit output of A/D converter is divided by 4 to get the real temperature.





Pin Name	Description
SCL - Serial Clock	 This pin is used to synchronize data movement on the serial interface.
SQW/OUT- Square Wave/Output Driver	 If the SQWE bit = 1, the SQW/OUT pin outputs one of four square wave frequencies (1Hz, 4kHz, 8kHz, 32kHz). It needs an external pull-up resistor as it is open drain. SQW/OUT will operate with either Vcc or Vbat applied.

14.4 DS1307 Operation

- Fig 14.4.1 shows the block diagram of DS1307 RTC .On the I2C bus the RTC behaves like a slave device.
- By giving a START condition and providing a device identification code followed by a register address, we can access the RTC. The registers can be accessed sequentially till a STOP condition is executed.



Fig 14.4.1 : Block diagram of DS1307 RTC

Inter, BTC & EEPROM with I2C & SPI

14.5 RTC and RAM Address MAP

- The address map for the RTC and RAM registers of the DS1307 is shown in Fig. 14.5.1
- The address locations 00h to 07H are used for the RTC registers. The address locations 08H to 3FH are used for the RAM registers.

14-2

During a multi-byte access, when the address pointer reaches 3FH,i.e.the end of RAM space, it wraps around to location 00h, indicating the starting of the clock space.

ഫപ	
001	SECONDS
	MINUTES
	HOURS
	DAY
	DATE
	MONTH
	YEAR
07H	CONTROL
08H	RAM
3FH	56 × 8

Fig. 14.5.1 : DS1307 Address map

14.6 Clock and Calendar

- The time and calendar information is obtained by reading the appropriate register bytes. The RTC registers are illustrated in Fig.14.6.1.
- or initialize the time and calendar . The contents of the both these registers i.e. the time and calendar are in the BCD format.
 - If bit 7 i.e. the clock halt (CH) bit is set, the oscillator is disabled. Otherwise the oscillator is enabled.

Note: On power-up the state of registers is undefined. Hence, we need to enable the oscillator.

- The DS1307 RTC can operate in 12-hour or 24hour mode. For selecting the 12/24 hour mode bit 6 of hour register is used. If bit 6 of hour register is low it indicates 24 hour mode, otherwise it is 12 hour mode.
- In the 12-hour mode, bit 5 of hour register indicates AM/PM if bit 5 = 0 it indicates AMand if bit 5 = 1 it indicates the time in PM.
- In the 24-hour mode, bit 5 represents the second 10 hour bit (20- 23 hours).

Inter. RTC & EEPROM with I2C & SPI

	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO	State the design for
00H	СН		10 Second	S		Seco	onds		00-59
01H	0		10 Minutes	3		Mini	utes		00-59
02H	0	12 24	10 HR A/P	10 HR		Ho	urs		01-12 00-23
03H	0	0	0	0	0		Day		1-7
04H	0	0	10	Date		Da	te		01-28/29
05H	0	0	0	10 Month		Mo	nth		01-12
0 <u>6</u> H			10 Year			Ye	ar		00-99
07H	Out	0	0	SQWE	0	0	RS1	RS0	

Fig. 14.6.1 : Timekeeper registers

14.7 Control Register

- Fig 14.7.1 shows the control register of DS1307 RTC. Its function is to control the operation of the SQW/OUT pin.
- Size: It is of 8 bits.

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OUT	0	0	SQWE	0	0	RS1	RS0

Fig. 14.7.1 : Control Register

Pin	Function
OUT (Output contro!)	 It is responsible for controlling the output level of the SQW/OUT pin in cases when the square wave output is disabled. If SQWE = 0, then the SQW/OUT pin =1 if OUT = 1 and if SQWE = 0, then the SQW/OUT pin =0
	if OUT = 0.
SQWE (Square Wave Enable)	 The oscillator output is enabled if SQWE = 1.
	 The value of bits RS0 and RS1 decides the square wave output frequency.
	 If the bits RS0 and RS1 are 00 then the square wave output is 1Hz. The clock registers generally update on the falling edge of the square wave.

x 8						
Pin	Function					
RS (Rate Select)	- If f RS wa - Ta fre Sq	the squa 30 and ave outp ble 14 quencie juare wa	are wave output is enabled the RS1 bits decide the square ut frequency .7.1 lists the square wave s that can be selected. ave Cutput Frequency Table 14.7.1			
i ja	RS1	RS0	SQW Cutput Frequency			
5.8 s	0	0	1 Hz			
100 m	0	1	4.096 kHz			
and the second	1	0	8.192 kHz			
- la	1	1	32.768 kHz			

14.8 2-Wire Serial Data Bus (I2C)

- The DS1307 supports a bi-directional, 2-wire bus and data transmission protocol called I2C.
- The device that transfers /sends data onto the bus is called as the **transmitter** while the device that receives the data is called as the **receiver**.
- The **master** is referred to the device that controls the message and a master. The **slaves** are the devices that are controlled by the master.
- The master devices function is to generate the serial clock (SCL) signal, START and STOP conditions and also control the bus accesses.

Inter. RTC & EEPROM with I2C & SPI

- The DS1307 behaves like a slave on the 2-wire bus. Fig 14.8.1 shows a typical bus configuration using this 2-wire protocol.
- If the bus is free then only the data transfer can be initiated.



Fig. 14.8.1 : Typical 2 wire bus configuration

- At the time of data transfer, if the clock signal is high then the data line should remain stable. If the clock signal is high and there is a change in the status of the data line then the signals will be considered to be control signals.
- For 2 wire bus configuration the following bus conditions have been defined:
 - 1. Bus not busy : In this situation both the clock and data lines are HIGH.
 - 2. Start data transfer : If the data line changes its state from HIGH to LOW, while the clock line is HIGH, then this condition is defined as a START condition.
 - **3.** Stop data transfer : If the data line changes its state from LOW to HIGH, while the clock line is HIGH, then this condition is defined as a **STOP condition**.
 - 4. Data valid : If after a START condition, the data line is stable during the HIGH portion of the clock signal then in such a condition the data line represents valid data.
- If the clock signal is LOW then the data lines must be modified .There is one clock pulse per bit of data.
- Each and every data transfer operation begins with a START condition and ends with a STOP condition.
- The master device computes the number of data bytes that are transferred between START and STOP conditions.
- The data is transferred byte-by- byte and every receiver acknowledges the received byte with a ninth bit.

14.8.1 Acknowledge

- After every byte is received an acknowledgement needs to be generated indicating that the transmitted byte is correctly received.
- For generating the acknowledgement ,the master device should generate an extra clock pulse i.e. acknowledge pulse that is associated with the acknowledge bit.
- During the acknowledge clock pulse the SDA line should be pulled LOW such that it remains LOW for the HIGH period of the acknowledge clock pulse.
- We need to also consider the setup and hold times.
- A master device should indicate an end of data to the slave by STOP condition and not by generating an acknowledge bit on the last byte that has been clocked out of the slave.



14.8.2 Types of Data Transfer

Depending upon the state of the R/W bit, two types of data transfer are possible :

- 1. Data transfer from a master transmitter to a slave receiver : In this type of data transfer the first byte transmitted by the master is the address of the slave , followed by the number of data bytes. After each received byte the slave returns an acknowledge bit. The MSB (most significant bit) is transmitted first in this type of data transfer.
- 2. Data transfer from a slave transmitter to a master receiver: In this type of data transfer the first byte transmitted by the master is the address of the slave , followed by the acknowledge bit from the slave . Then the number of data bytes to be transmitted by the slave. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned.
 - All the START and STOP conditions and the serial clock pulses are generated by the master device.
 - A data transfer ends with either a repeated START condition or a STOP condition.
 Data is transferred with the most significant bit (MSB) first.

14.9 Operating Modes

The DS1307 may operate in the following two modes:

1. Slave transmitter mode (DS1307 read mode)

- In the slave transmitter mode the *direction bit indicates the transfer direction.
- The DS1307 RTC transmits serial data through the SDA line and SCL is the serial clock input.
- Fig 14.9.1 shows how the START and STOP conditions are recognized as the beginning and end of a serial transfer.
- After the master generates the Start condition, the first byte that is received is the address byte. It has the 7-bit address of DS1307, which is 1101000, followed by the

*direction bit (R/\overline{W}) . The direction bit is 1 for a read operation.

Once the address byte is received and decoded, an acknowledge pulse is sent on the SDA line. The DS1307 RTC then begins to transmit data beginning with the register address pointed to by the register pointer.

The register pointer should be written prior to the initialization of the read mode. Otherwise the first address that is read is the last address that is stored in the register pointer. For ending a read operation ,the DS1307 should receive a "not acknowledge" signal.



Fig. 14.9.1 :Data Read -- Slave Transmitter Mode

2. Slave receiver mode (DS1307 write mode) :

The slave receiver receives the serial data and clock through SDA and SCL signals. An acknowledge bit is transmitted after each byte is received.

Inter. RTC & EEPROM with I2C & SPI

14-5

- Fig 14.9.2 shows how the START and STOP conditions are recognized as the beginning and end of a serial transfer.
- After the master generates the Start condition, the first byte that is received is the address byte. It has the 7-bit address of DS1307, which is 1101000, followed by the
 - *direction bit (R/W). The direction bit is 0 for a write operation.
- Once the address byte is received and decoded, an acknowledge pulse is sent on the SDA line.
- Then the DS1307 acknowledges the slave address + write bit. After that the master device transmits a register address to the DS1307, setting its register pointer.
- An acknowledge bit is transmitted by DS 1307 after each byte transmitted by the master is received .For ending the data write operation a stop condition is generated by the master device.

<Data(n+X)> XXXXXXXX (X + 1 bytes + Acknowledge Fig. 14.9.2: Data Write – Slave Receiver Mode 4 Data transferred XXXXXXXXX <Data(n+1)> 4 XXXXXXXXX Slave Address = C0h <Data(n)> A <Slave address> R/W <Word address(n)> XXXXXXXX ad/Write or direction bit 0 A 1101000 Acknowledge

14.10 Interfacing DS1307 with PIC18

SPPU - May 15, Dec. 15, May 16, Dec. 16

University Questions

Q. Draw interfacing diagram and write a program for I2C based RTC with PIC 18Fxxx.

(May 2015, 10 Marks)

- Q. Draw and explain interfacing of I2C based RTC with PIC18FXXX. Write a code in C. (Dec. 2015, 10 Marks)
- Q. Draw an interfacing diagram to interface RTC with PIC. (May 2016, 4 Marks)
- Q. Draw and explain interfacing RTC with PIC18FXXX ? (Dec. 2016, 4 Marks)

Fig. 14.10.1 shows the interfacing of DS1307 with PIC18 microcontroller.



The interfacing of I2C-RTC with PIC18F458 is very simple. The date and time can be read in RTC by using the I2C and the value is displayed on the LCD.

14-6

Microcontrollers (SPPU-E&TC)	Inter. RTC & EEPROM with I2C & SPI
Ex. 14.10.1 SPPU - Dec. 14, 10 Marks, Dec. 16, 8 Marks	i2c_send(0x07); //7 July
Interfacing DS1307 RTC chip using I2C and display date and	i2c_send(0x14); //2014
time on LCD. OR	i2c_stop(); //Stop the I2C Protocol
Draw and explain interfacing of RTC with PIC18FXXX ? Also	//Start the Clock again
write embedded C program to update date.	i2c_start();
Soln. : Fig. P. 14.10.1 shows the interfacing of	i2c_send(0xD0);
PIC18F458 with DS1307 RTC chip using I2C and	i2c_send(0x00);
LCD for reading the time and date and display it on	i2c_send(0x00); //start Clock and set the
the LCD.	second hand to Zero
Program	i2c_stop();
//Interfacing RTC DS1307 with PIC18F458 Micro-Controller	lcdcmd(0x01); //Infinite Loop For Reading
and Displaying TIME and DATE on LCD	Time and Date and displaying it
#include <picf458.h></picf458.h>	on LCD
#define XTAL_FREQ 10000000 // XTAL = 10 MHz	while(1)
#define LCD_DATA PORTD // define LCD pins	4
#define RS PORTBbits.RB0	$sec = rtc1307_read(0x00);$
#define RW PORTBbits.RB1	$\min = rtc1307_read(0x01);$
#define E PORTBbits.RB2	$hour = rtc1307_read(0x02);$
void lcd_init();	date = $rtc1307_read(0x04)$;
roid lcdcmd(unsigned char value);	month = $rtc1307$ _read(0x05);
oid lcddata(unsigned char value);	$year = rtc1307_read(0x06);$
void i2c_init();	delay(1);
/oid i2c_start(void);	ledemd(0x80); // display time on line1 of
void i2c_restart(void);	LCD in hours:mins: secs
roid i2c_stop(void);	lcdstr("Time:");
roid i2c_send(unsigned char dat);	<pre>lcddata(BCD2UpperCh(hour));</pre>
insigned char i2c_read(void);	Icadata(BCD2LowerCh(hour));
unsigned char rtc1307_read(unsigned char address);	$\frac{1}{1} \frac{1}{1} \frac{1}$
//RTC DS1307 Read Function	(Chalacter (BCD2) prover Ch(min));
nsigned char BCD2UpperCh(unsigned char bcd);	loddata(/v);
nsigned char BCD2LowerCh(unsigned char bcd);	loddata(RCD2UpperCh(sec));
nsigned char sec, min, hour, date, month, year;	leddata(BCD2LowerCh(sec));
oid main()	 - Jedemd(0xC0): // display date on line 2 of
{	LCD in date/month/year
TRISB = 0x00; // Make port B an output port	ledstrf"DATE:"):
TRISC = 0xFF; // Make port C an input port	lcddata(BCD2UpperCh(date));
TRISD = 0x00; // Make port D an output port	lcddata(BCD2LowerCh(date));
lcd_init(); // initialize LCD	leddata(//):
i2c_init(); //To Generate the Clock of	leddata(BCD2UpperCh(month)):
100Khz	leddata(BCD2LowerCh(month));
i2c_start(); // start the I2C protocol	leddata(//):
i2c_send(0xD0);	lcddata(BCD2UpperCh(vear)):
i2c_send(0x00);	lcddata(BCD2LowerCh(year));
i2c_send(0x80); //CH = 1 Stop oscillator	delay(1000);
i2c send(0x00); //Minute	
i2c send(0x01); //Hour	1
i2c send(0x06): // Friday	//ICD initialization
i2c send(0x11); //11Date	void led init
	tora toa_mit()

Inter. RTC & EEPROM with I2C & SPI



- It keeps a track of "seconds, minutes, hours, days, days of the week, date, month and year with leap year compensation upto 2099."
- It uses BCD format for representing time, calendar and alarm.
- It supports 12 hour and 24 hour clock modes with AM and PM in 12 hour mode.
- It does not support Daylight savings time option.
- It has 128 bytes of non-volatile RAM.
- 28 bytes of RAM are used for clock/calendar and control register while for storing the general purpose data 96 bytes of RAM are used.
- Fig. 14.11.1 shows the block diagram of DS1306.



Fig. 14.11.1 : Block diagram of DS1306

14.11.1 Pin Description of DS1306

Fig. 14.11.2 shows the pin diagram of DS1306.



Pin	Function
V _{CC2}	This pin is responsible for providing external back up supply voltage to the chip. It is connected to external power source called trickle charger.
VBAT	This pin is connected to +3V external lithium battery. If pin is not used it should be grounded.
V _{CC1}	It provides a supply voltage of + 5V to the RTC. If V_{CC1} voltage falls below V_{BAT} voltage, the RTC switches to V_{BAT} and provides power to the DS1306 RTC.
GND	Ground
SDI (serial Din)	The function of this pin is to provide path to get data into the chip, one bit at a time.
SDO (Serial Dout)	The function of this pin to get data out of the RTC senally one bit at a time.
X1 - X2	They provide clock source to the chip by connecting a external crystal oscillator of 32.768 KHz.
32 KHz	It is an output pin that always has a frequency of 32.768 KHz
SCLK (serial clock)	It is an input pin. It provides serial clock. This serial clock synchronizes the data transfers between PIC18 microcontroller and DS1306.
SCLK (serial clock) CE (Chip Enable)	It is an input pin. It provides serial clock. This serial clock synchronizes the data transfers between PIC18 microcontroller and DS1306. It is an active high input pin that must be enable during the DS1306 read and write options.
SCLK (serial clock) CE (Chip Enable) INTO	It is an input pin. It provides serial clock. This serial clock synchronizes the data transfers between PIC18 microcontroller and DS1306. It is an active high input pin that must be enable during the DS1306 read and write options. It is an active low output signal. For using this signal the interrupt enable bit in RTC control register should be pulled high.
SCLK (serial clock) CE (Chip Enable) INTO	It is an input pin. It provides serial clock. This serial clock synchronizes the data transfers between PIC18 microcontroller and DS1306. It is an active high input pin that must be enable during the DS1306 read and write options. It is an active low output signal. For using this signal the interrupt enable bit in RTC control register should be pulled high. It is an active high output signal. For using this signal the interrupt enable bit in the RTC control register should be pulled high.
SCLK (serial clock) CE (Chip Enable) INT0 INT1 1Hz	It is an input pin. It provides serial clock. This serial clock synchronizes the data transfers between PIC18 microcontroller and DS1306. It is an active high input pin that must be enable during the DS1306 read and write options. It is an active low output signal. For using this signal the interrupt enable bit in RTC control register should be pulled high. It is an active high output signal. For using this signal the interrupt enable bit in the RTC control register should be pulled high. It is an active high output signal. For using this signal the interrupt enable bit in the RTC control register should be pulled high. The DS1306 automatically creates a square wave of frequency 1 Hz at this output pin by enabling the required bits in the DS1306 control register.
SCLK (serial clock) CE (Chip Enable) INT0 INT1 1Hz 1Hz V _{CCIF} (Interface logic power supply input)	It is an input pin. It provides serial clock. This serial clock synchronizes the data transfers between PIC18 microcontroller and DS1306. It is an active high input pin that must be enable during the DS1306 read and write options. It is an active low output signal. For using this signal the interrupt enable bit in RTC control register should be pulled high. It is an active high output signal. For using this signal the interrupt enable bit in the RTC control register should be pulled high. The DS1306 automatically creates a square wave of frequency 1 Hz at this output pin by enabling the required bits in the DS1306 control register. It allows DS1306 to be interfaced with 3V logic in mixed supply systems.

14.11.2 Address Map of DS1306

Table 14.11.1 shows the DS1306 registers.

Inter. RTC & EEPROM with I2C & SPI

14-9

uning a share of the second

Hex A	ddress	D7	D6	D5	D4	D3	D2	D1	DO	Range in Hex
Read	Write									
0x00	0x80	0	10 sec. Seconds					00 – 59		
0x01	0x81	0		10 min		Minutes			00 - 59	
0x02	0x82	0	24/12	20 hour P/A	10 hour		Ho	urs	00 – 23 01 – 12 P/A	
0x03	0x83	0	0	0	0	0.	Day			01 – 07
0x04	0x84	0	0	10 dat	e	Date				01'-31
0x05	0x85	0	0	10 Mor	ith -	Month				01 – 12
0x06	0x86	0	×	10 year		year				00 - 99
0x07	0x87	M		10 sec Alarm ()	Sec Alarm 0				00 - 59
0x08	0x88	М	10 min Alarm 0 Min Alarm 0					00 - 59		
0x09	0x89	М	24/12	20 hours P/A	10 hour	Hour Alarm 0			00 – 23 01 – 12 P/A	
ΟχΩΔ	0x8A	м	0	0	· 0	0	Da	v Alarr	ոն	01 = 12 F/A
0x0R	0x8B	M		10 sec Alarm 1		Sec Alarm 1			00 - 59	
0x0C	0x8C	M		10 min Alarm 1		Min Alarm 1			00 - 59	
0x0D	0x8D	М	24/12	20 hour P/A	10 hour	Hour Alarm 1			00 - 23	
										01 – 12 P/A
0x0E	0x8E	М	0	0	0 .	0	Da	y Alarr	n 1	01 – 07
0x0F	0x8F		Control Register							
0x10	0x90	Status register								
0x11	0x91	Trickle charger register								
0x12-0x1F	0x92 - 0x9F	Reserved								

Table 14.11.1

- Table 14.11.1 shows the address map of DS1306 RTC. The address map consists of 128 bytes of user RAM with addresses 00 - 7FH.
- First fifteen bytes of RAM are for RTC time, calendar, alarm and data. They are assigned addresses 00 - 0EH.
- The next three bytes 0FH, 10 H and 11H are used for control register, status register and trickle charger register.
- The bytes 12H 1FH cannot be used. They are reserved.
- The remaining 96 bytes from 20H to 7FH can be used for storing data.
- All the 128 bytes of RAM can be directly written or read except for the reserved memory locations 12H – 1FH.

14.11.3 Time and Date Address Location

- The time and data information can be obtained by reading the correct memory bytes.

 Table 14.11.2 : Time and Date Address locations for

 DS1306

Address location		Function	Data mode range			
Read	Write		BCD	Hex		
00	80	Seconds	00 - 59	00 - 59		
01	81	Minutes	00 - 59	00 - 59		
02	82	Hours, 12 hour mode	01 – 12	41 – 52 AM		
		Hours, 12 hour mode	01 – 12	61 – 72 PM		
		Hours, 24 hour mode	00 - 23	00 - 23		
03	83	Day of the week Sunday = 1	01 – 07	01 – 07		
04	84	Day of the Month	01 – 31	01 - 31		
05	85	Month	01 – 12	01 - 12		
06	86	Year	00 99	00 - 99		

The DS1306 RTC provides data in BCD format. The bytes addresses 00H to 06H are kept for the time and date as shown in Table 14.11.2.

By modifying the bit 6 of hour location 02 we can select 12 hour or 24 hour mode. If Bit 6 = 0,

Inter. RTC & EEPROM with I2C & SPI

then 24 hour mode is selected. If Bit 6 = 1 then 12 hour mode is selected. Bit 5 decides AM/PM. If bit D5 = 0 the time is in AM otherwise time is in PM.

14.11.4 Power Supply Configurations

- The DS1306 has three power input pins. Hence, different power configurations as shown in Fig. 14.11.3 are allowed.



(a) Back up supply is non rechargeable lithium battery



(b) Back up supply is rechargeable (c) Battery battery or super capacitor operated mode

Fig. 14.11.3 : DS1306 power supply configurations

14.11.5 Control Register

Fig. 14.11.4 shows the DS1306 control register.
 It is of 8 bit. The control register has address
 OFH for read and 8FH for write operations.



Fig. 14.11.4 : DS1306 control register

The RTC control **register has four functions**. They are :

 (i) Enable/Disable write protection : WP bit must be cleared on power-up, so that we can write data to the DS1306 registers.

- (ii) Enable/disable 1 Hz clock output
- (iii) Enable/disable Alarm 0 interrupt
- (iv) Enable/disable Alarm 1 interrupt

14.11.6 Status Register

- Fig. 14.11.5 shows the status register of DS1306 RTC.
- If the AIE1 = 1 and IRQF1 = 1 then the INT1 pin will output a pulse of 62.5 ms.
- If AIE0 = 1 and IRQF0 = 1 the $\overline{INT0}$ is activated.
- The IRQF1 and IRQF0 flags are cleared when the address pointer goes to any one of the Alarm 1 and Alarm 0 registers during a read or write operation.

If device is powered by V_{CC2} or V_{BAT} IRQF1 can be activated and if the device is powered by V_{CC1} , V_{CC2} or V_{BAT} , IRQF0 can be activated.



Fig. 14.11.6 : Interfacing DS1306 with PIC18 using SPI

Fig. 14.11.6 shows the interfacing of DS1306 with PIC18 using SPI.

The DS1306 RTC can communicate using 3 wire interface or SPI interface.
ter. RTC & EEPROM with I2C & SI
and a second
11.
ied char);
;
x22; // Enable Master SPI, <mark>f_{ow}</mark>
// Make port C an output port
SC4 = 1: // Set $SDI = 1$
SC7 = 1; // Enable BX
2 = 1: // CF = 1 to enable BT
$2 - 1$, $\eta \in L - 1$ to chable R1.
// address of control register
// clear WP bit for write operatio
2 = 1; // Start write operation
// Address of seconds register
// 52 seconds
// 48 minutes
// 12 hour
// Monday
// 7 th of manth
// Inly
// 2014
$\eta = 0$ η' and η''
2 = 0; // end write operation
$\mathbf{LC}, \mathbf{CE} = 0$
//CDI I I
// SPI subroutine
unsigned char x)
// for data transfer foad SSPBUF
IDRS.DF); // Check DF Hag
, // Return received byte
1++)
;] + +)
reading the time and date and
through the serial port.
thr

Microcontrollers (SPBU-E&TC)	14-13 Inter. RTC & EEPROM with I2C & SPI	
Soln. : #include <p18f458.h></p18f458.h>	while (! SSPSTATbits.BF) ; // check BF flag return SSPBUF ; }	
void BCD_ASCII (unsigned char); void delay (int ms);	void Serialtransfer (unsigned char b) {	AND DESCRIPTION OF THE OWNER OF T
void Serialtransfer (unsigned char) ; void main ()	while (! PIR1bits.TXIF) ; TXREG = b ; // Load the value to be sent on serial port.	nanjen zarom kan n
unsigned char mydata [7] ; // holds the date and time unsigned char x ;	} void BCD_ASCII (unsigned char C) {	ي كالميا ⁴ الا - شارك مارك مارك مارك مارك مارك مارك مارك م
int a ; SSPSTAT = 0 ;	x = C; x = x & 0xF0; // Mask lower nibble x = x >> 4;	and the set of the state of the state of the set of the
SSPSCON1 = $0x22$; // SPI master, $\frac{t_{osc}}{64}$ TRISC = 0; // Make port C an output port	x = x 0x30; // Make it ASCII Serialtransfer (x); // display it.	an en 19 Marille og en skrivet og affange og en senser
TRISCbits.TRISC4 = 1 ;//SDI = 1TRISCbits.TRISC7 = 1 ;// RX = 1TXSTA = 0x20 ;// Enable serial transmitSPBRG = 15 ;// baud rate = 9600RCSTAbits.SPEN = 1 ;// Enable the serial port	x = x & 0xOF; // Mask upper nibblex = x 0x30; // Make it ASCIISerialtransfer (x); // display itSerialtransfer (':') // display;	
Serialtransfer (0x0A) ; Serialtransfer (0x0D) ; // Ncw line while (1)	y void delay (int ms) { minsigned int p, q ;	
PORTCbits.RC2 = 1; // CE = 1 //start multibyte read delay (1) :	for $(p = 0; p < ms; p++)$ for $(q = 0; q < 135; q++)$ }	
SPI (0x00); // address of seconds register for (a = 0, a < 7; a++)	Syllabus Topic : EEPROM 24LC128 Using I2C	
data [a] = SPI (0x00) ; // get time/date and save it.	14.12 EEPROM 24LC128 Using I2C	
PORTCbits.RC2 = 0; //CE = 0 End //multibyte read BCD_ASCII (mydata [4]); // display date	 The EEPROM 24LC128 is a 16K × 8 i.e. 128 Kbit serial electrically erasable programmable ROM (EEPROM). It supports a 2 wire serial interface (I2C) 	
BCD_ASCII (mydata [5]); // display month BCD_ASCII (mydata [6]); // display year BCD_ASCII (mydata [2]); // display hour	 Fig. 14.12.1 shows the block diagram of 24LC128. 	and see a province of the second
BCD_ASCII (mydata [1]); // display minutes BCD_ASCII (mydata [0]); // display seconds. Serialtransfer (0x0D);	 A device that sends the data on the I2C bus is called as a transmitter while a device that receives the data from the bus is called as a receiver. 	
} unsigned char SPI (unsigned char x) {	 Master device controls the bus. It is also responsible for generating the serial clock (SCL), start and stop conditions. 	
SSPBUF = x;		

14-14

Inter. RTC & EEPROM with I2C & SPI



Fig. 14.12.1 : Block diagram of 24LC128 -

14.12.1 Features of 24LC128

- (1) It is a 128 Kbit serial Electrically Programmable (PROM).
- It can operate on a single supply ranging from 2.5V to 5.5V.
- (3) It supports 2 wire serial interface that is I2C compatible.
- (4) It has a 64 byte page write buffer. The typical page write time is 5 ms.
- (5) It supports random and sequential reads upto 128 Kbits.
- (6) It has a clock compatibility of 100 KHz and 400 KHz.
- (7) It supports a self timed erase/write cycle.
- (8) 8 devices can be cascaded and handled on the same I2C upto 1MB address space.
- (9) It has hardware write protection.
- (10) It supports more than 1 million erase/write cycles.
- (11) It is available in 8 lead PDIP, SOIC, TSSOP, MSOP, TDFN packages.

14.12.2 Pin Description





Pin	Function						
V _{SS}	Ground						
V _{cc}	+ 2.5V to 5.5V single supply						
A0, A1, A2 (Address Inputs)	 These inputs are used for multiple operations on the EEPROM. The input levels of these pins are compared with the corresponding levels of the slave pins. If match is found, the chip is selected. By using different chip select combinations upto 8 devices can be cascaded on the same bus. The address lines A0, A1 and A2 are set to logic '0' or '1'. 						
WP (Write Protect)	 This pin should be connected to V_{SS} or V_{CC}. Write operates are enabled, if WP is connected to V_{SS}. If WP is connected to V_{SS}, write operations are not allowed. However the read operations remain unaffected. 						
SCL (Serial Clock)	 This input signal is used for synchronizing the data transfer from the EEPROM. 						
SDA (Serial Data)	 It is a bidirectional pin. It can transfer data and addresses to /from the EEPROM. It needs an external pull-up resistor as it is open drain. In conditions of normal data transfer SDA changes its state while SCL is low. However, state changes when SCL is high are reserved for the START and STOP condition 						

14.12.3 I2C Bus Protocol

The bus protocol is defined as :

- (i) If the bus is free then only data transfer can be initiated.
- (ii) Whenever the clock line is high the data line must remain stable for transferring the data. If while the clock line is high and the state of data line changes then it indicates a start or stop condition.

Fig. 14.12.3 shows the sequence of data transfer on the bus.



Fig. 14.12.3 : Data transfer sequence on the serial bus

Inter. RTC & EEPROM with I2C & SPI

The bus conditions are defined as follows :

- 1. Bus not busy : When the bus is idle both the SCL and SDA lines are high as shown in Fig. 14.12.3 before the start and after the stop condition bus is free.
- 2. Start condition : If there is a change in the state of SDA line when SCL is high, then it is a start condition. All the bus operations begin with a start condition.
- 3. Data valid :If after the start condition, the data line SDA is stable when SCL is high, then it represents valid data as shown in Fig. 14.12.3. If the clock line goes low the data line should be changed.
- 4. Stop condition : If when the clock line is high, the state of the data line changes from low to high then this condition is called as a STOP condition. All data transfer operations end with a STOP conditions.

5. Acknowledge condition :

- After each data byte is received, the master device should generate an additional clock pulse to indicate acknowledgement of the byte received.
- This action will pull down the SDA line during the acknowledgement clock pulse.
- At the time of a read operation, the master device should indicate end of data to the slave by NOT generating an acknowledgement bit. The SDA line is left high by slave EEPROM so that master EEPROM can generate the stop condition.



Fig. 14.12.4 : Acknowledge condition

Note: If the internal programming cycle is in process then the 24LC128 EEPROM will not generate any acknowledge bits. - After the start condition, the first byte received is the control byte. Fig. 14.12.4(a) shows the control byte format.

Control Byte Format

14-15

14.12.4





As shown in Fig. 14.12.4(a) the control byte has a 4 bit control code. For 24xx128 EEPROM this code is 1010 for the read and write operations.

The chip select bits A2, A1, A0 can use upto 8, 24xx128 devices on the same bus, depending on the combination selected.

The last bit R/W bit decides the operation to be

done. If R/W = 1 then read operation is selected, otherwise write operation is selected. After the control byte the next bytes that are received indicate the 13 bit address of first data byte.



Fig. 14.12.5 : Address assignment of first 3 bytes

hat are received

After the start condition, the EEPROM 24LC128 observes the data line SDA. When the 4 bit control code and address select bits A2, A1, A0 are received on the slave, it sends an acknowledge

signal to the SDA line. Then depending on the R/W bit in the control byte, the 24LC128 EEPROM will select a read or write operation.

14.12.5 Byte Write Operation



After the start condition, the control byte is transmitted by the EEPROM master transmitter. After the 9th bit i.e. acknowledgement bit the master transmitter will transmit the high byte of address.

This high byte of address will be written on EEPROM 24LC128's address pointer.

- The high byte of address is followed by acknowledge bit. On receiving the acknowledge bit the master transmitter lower byte of address.
- On receiving the acknowledge bit the master transmitter will transmit the data byte to be written to addressed memory location.
- After receiving the acknowledgement bit the master generates a stop condition.
- This initializes the write cycle and EEPROM 24LC128 will not generate any acknowledgement signals during the time the write cycle is in progress.
- If WP = 1, and an attempt is done to write to the array then the command will be acknowledged. However, no write cycle will proceed and data will not be written. The master device will accept the new command.
- The internal address counter points to the written address location after the byte write command.

14.12.6 Page Write

The control byte and first data byte are transmitted in the page write operation similar to the byte write operation. However, in the page write operation after the first data byte, 63 more additional bytes can be transmitted as shown in Fig. 14.12.7. Then the stop bit is transmitted. On transmission of stop bit the write cycle will begin and data will be written.

The 63 bytes are stored in the on-chip page buffer. After the STOP condition is transmitted by the master 24xx128, the bytes will be written on to the desired memory locations.

- After every word is received, the address pointers lower six bits are automatically incremented by '1'.

If it is desired for the master device to transmit more than 64 bytes, then before the stop condition is generated the counter will over. The data that was received will be over written.

If WP = 1, and an attempt is done to write to the array then the command will be acknowledged. However, no write cycle will proceed and data will not be written. The master device will accept the new command.

Stop

Data byte 63

Data byte 0

Low byte of address

High byte of address

Control byte

Inter. RTC & EEPROM with I2C & SPI

อาณาสังสมอาการ



14.12.7 Write Protection

A2 A1 AC

- If WP = 1 i.e. it is tied to V_{CC} the user can write protect the complete array from 0000-3FFFH. However, if WP = 0 i.e. it is tied to V_{SS} the write protection is disabled.
- For each write command, the WP pin is sampled at every stop bit.

14.12.8 Read Operation

- The EEPROM 24xx128 supports three read operations. They are :



14.12.8.1 Current Address Read

- The EEPROM 24LC128 has an address counter. The **function** of the address counter is to hold the address of the last word that is accessed. It is automatically incremented by 1.





Fig. 14.12.8 : Current Address Read

14.12.8.2 Random Read

Fig. 14.12.9 shows the random read operation. This operation allows the master device to access any memory location randomly.



Fig. 14.12.9 : Random read operation

The word address should be set for doing a random read operation. The word address is set by byte write operation as shown in Fig. 14.12.9.

After the word address is sent, a start condition is again generated by the master. The master

sends control byte and sets $R/\overline{W} = 1$ to indicate read operation.

The EEPROM master sends acknowledge bit and transmits the data byte. The master will not acknowledge the transfer and generates a stop condition for ending the data transfer.

The address counter points to the address location next after the address location that is read.

Acknowl

ş

Ş

Å

ACK

ACK : Acknowledge

14.12.8.3 Sequential Read

Cata (n+x)

Data (n+2)

(1+1) Data (

Data (n)

Control byte

Fig. 14.12.10 : Sequential read operation



Inter. RTC & EEPROM with I2C & SPI

read operation the EEPROM transmits the first data byte and receives an acknowledgement.

14-18

- On receiving the acknowledgement the master EEPROM transmits the next 8 bit data words. On transmitting the last data word the master does not acknowledge the transfer and generates a STOP condition for indicating the end of data transfer.
- After each read operation the address counter is incremented by 1.
- When master acknowledges the byte received at array address 03FFFH. It rolls over to the address counter to 0000H.

14.13 PIC Interfacing to EEPROM 24LC128 using MSSP Module

Fig. 14.13.1 shows the PIC interfacing with EEPROM.



As shown in Fig. 14.13.1 the SCL and SDA pins are open drain. Hence, they need pull up registers.

Microcontrollers (SPPU-E&TC)	14-19 Inter: RTC & EEPROM with I2C & SPI	n kaj
- The MSSP module inside the PIC18 supports	stopI2C(); // Send stop condition	4
12C bus protocol. The registers associated with	while (SSPCON2bits.PEN);	1
this protocol are SSPBUF, SSPCON1,	// Wait till stop condition is over.	
SSPCON2, SSPSTAT, SSPADD and SSPSR as	Restartizu (); // assert a izu bus restart	
studied in section 12.10.	condition.	
Ex. 14.13.1 Lab assignment	read20();	
Interface EEPROM 24C128 using I2C to store and retrieve	NotACK12C() · // Send not acknowledge	and in the owner
data	condition	
Soln · Fig 14 13 1 shows the interfacing diagram	while (SSPCON2bits, ACKEN) :	
Drogrom :	// wait till acknowledge sequence is over	
	stopI2C(); // send stop condition	Ì
#include < P18F458.h>	while (SSPCON2bits.PEN) ;	
void idle12C();	// wait till stop condition is over	
void starti2C();	return ((unsigned int) SSPBUF) ; // Retrieve data	
/010 Read(2);	}	1
old writer20 (unsigned char dat)	void NotACKI2C()	
vid Stopize ();		
old Restartize ();	SSPCONbits.ACKDT = 1 ;	
unsigned char dedrace, unsigned char deta)	SSPCONbits.ACKEN = 1;	
usigned char address, unsigned char data)		
void main (void)	void idlel2C (void)	
SSPSTAT & = 0x3E		
TRISChits $BC3 = 1 : //SCI = input$ Initialize 120	while ((SSPCON2 & 0x11))	
TRISChits.RC4 = 1 : // SDA = input	(SSPSTAThits.K_W));	
SSPCON1 = 0x00:	} ::::::::::::::::::::::::::::::::::::	
SSPCON2 = 0x00;	Votor startize ()	
SSPCON1 = 0x28 ; // Enable serial communication	SSPCON2Kite SFN = Jc	
// and select I2C master mode		
idleI2C (); // Ensure that I2C bus is idle.	void BeadI2C()	
startI2C (); // Initiate a start condition		
while (SSPCON2bits.SEN); // Wait till start	SSPCON2bits. RCEN $= 1$;	
// condition is over	while (! SSPSTATbits.BF) ;	
if (PIR2bits.BCLIF) // Check for bus collision	// wait till a byte is received	
Return (-1); // Return with bus	return (SSPBUF);	
collision error	}	
Write 2C (control); // Write control word	void writeI2C (unsigned char dat)	
$// R/\overline{W} = 0$ for write operation		
idleI2C(); // insure if mode is idle	idlel2C();	
if (SSPCON2bits.ACKSTAT)	DDFBUF = dat;	
// Check for acknowledge status bit	while (SSPS1A1DIIS.BP);	
return (-2); // Return NACK error	init atom 19C ()	
idleI2C();	I	
writeI2C (address) ; // Write word address i.e.	SSPCONDits $PEN = 1$	
// store address on EEPROM		
idlel2C ();	void RestartI2C ()	
if (SSPCON2bits.ACKSTAT)		
return (-2) ;	SSPCON2.RSEN = 1; $//assert$ a repeated	
writel2C (data); // Store data on EEPROM	start condition.	
Idlel2U();		1

Syllabus Topic : Design PIC Test Board

14.14 Design PIC Test Board

Fig. 14.14.1 shows PIC18F458 development test board that comprises of the following features:

- 32KB internal Flash Program Memory
- Breadboard for design , testing and development
- 10 MHz crystal frequency
- I/O pins for external connections
- In-circuit programming through computer with the help of download cable .
- RS232 Communication with on-board MAX232 or equivalent
- Test LED for testing the programs that are run on board
- Power LED and Reset Button
- Download Software



Fig. 14.14.1

Syllabus Topic : Home Protection System

14.15 Home Protection System

- Home protection systems provide protection against damage, loss, danger and crime Homes that do not have security or protection systems serve as target to property crimes. Thefts can occur during the daytime when we are not at home or homes can be broken while you are inside. Installing a home protection / security system ensures us to be safe at any time of the day / night. Fig. 14.15.1 shows a simple security alarm system that uses PIR (Passive Infrared Sensor). The sensor detects human motion by sensing the atmospheric temperature variations. The PIR sensor can operate in darkness also. The human motion detected by the PIR sensor will activate the PIR sensor output which in turn will activate the external lamps, or alarm sirens. In this way the burglar / intruder who entered the home will be exposed.

The output of PIR sensor module is given to RC0 pin of PIC18F458. When motion is sensed, this output is approximately 3.3V which turns on the relay and buzzer. The buzzer is connected to RB0. The relay is connected to pin RB1 for energizing the relay ULN2803 driver is used.



Fig. 14.15.1 : Home Protection System Using PIC

Program

14-20

# include	e < P18F458.h	>	A CONTRACTOR	Selection -	
# define	PIRsensor POR	TCbits. R	.C0		
# define	relay PORTBbi	ts. RB1			
# define	buzzer PORTBI	oits. RB0			
VΟ	id delay (unsign	ned int);			
vo	id main (void)				
{	1.000				
TI	USCbits, TRISC	CO = 1;	// Make	e RCO an ii	oput
TF	USB = 0;	// Mal	ke Port B	an output	oort
wh	ile (1)				
- {					
	if (PIRsensor	= = 1)			

Microcontrollers (SPPU-E&TC)		14-21	Inter. RTC & EEPROM with I2C &	SPI
<pre>{ buzzer = 1; relay = 1; delay (10); } elseif (PIRsensor = = 0) { buzzer = 0; }</pre>	// Turn on buzzer // Turn on delay // Turn off buzzer	} } void delay (uns { unsigne for (x = for (y =	signed int itime) ed int x ; ed char y ; = 0 ; x < itime ; x + +) = 0 ; y < 165 ; y + +) ;}	



A. Carrow



List of Experiments

Program 1 : Ans. :	Simple programmes on Memory transfer. Please refer Program 1.33.11 (Pg. 1-93), Program 1.13.15(Pg. 1-96), Program 1.13.16(Pg. 1-96), Program 1.13.18 (Pg. 1-97)
Program 2 :	Parallel port interacting of LEDs-Different programs(flashing, Counter, BCD, HEX, Display of Characteristic)
Ans. :	Please refer Program Ex. 2.1.2 (Pg. 2-2) and Ex. 2.6.1 (Pg. 2-13)
Program 3 :	Waveform Generation using DAC
Ans. :	Please refer Ex. 3.1.1 (Pg. 3-2)
Program 4 : Ans. :	Interfacing of Multiplexed 7-segment display (counting application) Please refer Ex. 3.9.3 (Pg. 3-31)
Program 5 :	Interfacing of LCD to 8051 (4 and 8 bit modes)
Ans. :	Please refer Ex. 2.7.2 (Pg. 2-18) and Ex. 2.7.4 (Pg. 2-20)
Program 6 :	Interfacing of Stepper motor to 8051- software delay using Timer
Ans. :	Please refer Ex. 3.3.6 (Pg. 3-15)
Program 7 : Ans. :	 Write a program for interfacing button, LED, relay and buzzer as follows A. On pressing button1 relay and buzzer is turned ON and LED's start chasing from left to right B. On pressing button2 relay and buzzer is turned OFF and LED start chasing from right to left . Please refer Ex. 10.6.9 (Pg. 10-29)
Program 8 :	Interfacing 4 × 4 keypad and displaying key pressed on LCD.
Ans. :	Please refer Ex. 10.4.1 (Pg. 10-4)
Program 9 :	Generate square wave using timer with interrupt
Ans. :	Please refer Ex. 9.8.1 (Pg. 9-4)
Program 10 :	Interfacing serial port with PC both side communication.
Ans. :	Please refer Ex. 12.18.4 (Pg. 12-43)
Program 11 :	Interfacing EEPROM 24C128 using I2C to store and retrieve data
Ans. :	Please refer Ex. 14.13.1 (Pg. 14-19)
Program 12 :	Interface analog voltage 0-5V to internal ADC and display value on LCD
Ans. :	Please refer Ex. 13.3.5 (Pg. 13-10)
Program 13 :	Generation of PWM signal for DC Motor control.
Ans. :	Please refer Ex. 11.7.2 (Pg. 11-12)



SAVITRIB	SAI PHULE PUNE UNIVERSITY - 2019 SYLL	ABUS
	T.E. (E&Tc) Semester - V	
M	IICROCONTROLLER	
	(For END SEM Exam - 70 Marks)	۰.
•		,
	Dr. Dnyaneshwar S. Mantri Ph.D. (Wireless Communication) Professor, Danactment of F&IC Face	
	Sinhgad Institute of Technology, Lonavala Senior Member IEEE, LMISTE, FIETE	
•	FEATURES	•
্ত Writte		ations
Exac	covers entrie symples \square Question Answer Formatic ct Answers and Solutions \square Important Points to Reme	mber
🗹 Ch	napterwise Solved SPPU Questions May-2011 to Oct20	022
	Wanterstein an	
, and an	SOLVED SPPU QUESTION PAPERS	
• May - 201 • Aug 202	18 • Aug 2018 • Dec 2018 • May 19 • May - 2022 • Aug 2022 • Oct.	- 2019 - 2022
· .		
		,
	DECODE	
	DECODE	

ĺ

.



A Guide For Engineering Students

MICROCONTROLI

(For END SEM Exam - 70 Marks)

SUBJECT CODE : 304184

T.E. (Electronics & Telecommunication Engineering) Semester - V

© Copyright with Technical Publications

All publishing rights (printed and ebook version) reserved with Technical Publications. No part of this book should be reproduced in any form, Electronic, Mechanical, Photocopy or any information storage and retrieval system without prior permission in writing, from Technical Publications, Pune.

Published by :

PUBLICATIONS SINCE 1983 An Up-Thrust for Knowledge

Amit Residency, Office No.1, 412, Shaniwar Peth, Pune - 411030, M.S. INDIA Ph.: +91-020-24495496/97 Email : info@technicalpublications.in . Website : www.technicalpublications.in

Printer :

Yogiraj Printers & Binders, Sr. No. 10/1A, Ghule Industrial Estate, Nanded Village Road, Tal. - Haveli, Dist. - Pune - 411041.



Syllabus

Microcontroller - (304184)

Credit :	Examination Scheme :
03	End Sem (Theory) : 70 Marks

Unit III PIC 18F XXXX Microcontroller Architecture

Comparison of PIC family, Criteria for Choosing Microcontroller. features. PIC18FXXXX architecture with generalized block diagram. MCU, Program and Data memory organization, Bank selection using Bank Select Register, Pin out diagram, Reset operations, Watch Dog Timers, Configuration registers and oscillator options (CONFIG), Power down modes, Overview of instruction set. (Chapter - 4)

Unit IV Peripheral Support in PIC 18FXXXX

Brief summary of Peripheral support, Timers and its Programing (mode 0 &1), Interrupt Structure of PIC18FXXXX with SFR, PORTB change Interrupts, use of timers with interrupts, CCP modes : Capture, Compare and PWM generation, DC Motor speed control with CCP, Block diagram of in-built ADC with Control registers, Sensor interfacing using ADC : All programs in embedded C. (Chapter - 5)

Unit V Real Word Interfacing With 18FXXXX

Port structure with programming, Interfacing of LED, LCD and Key board, Motion Detectors, Gas sensors, IR sensors, Design of PIC test Board and debugging, Home protection System : All programs in embedded C. (Chapter - 6)

Unit VI Serial Port Programming interfacing with 18FXXXX Basics of Serial Communication Protocol : Study of RS232, RS 485, I2C, SPI, MSSP structure (SPI & I2C), USART (Receiver and Transmitter), interfacing of RTC (DS1307) with I2C and EEPROM with SPI. Design of Traffic Light Controller; All programs in embedded C. (Chapter - 7)

9789355851345[1]

(ii)

SPPU 19

TABLE OF CONTENTS

Unit III

Chapter - 4 PIC 18FXXXX Microcontroller Architecture

(4 - 1) to (4 - 44)

Unit IV

Chapter - 5 Peripheral Support in PIC 18FXXXX (5 - 1) to (5 - 54)

Unit V

Chapter - 6 Real Word Interfacing with PIC 18FXXXX (6 - 1) to (6 - 39)

Unit VI

Chapter - 7	oter - 7 Serial Port Programming and Interfacing with									
	PIC18F	XXXX	ζ.				(7 -	- 1) to	(7 -	52)
			_							

Solved SPPU Question Paper (S - 1) to (S - 4)



PIC 18FXXXX Microcontroller Architecture

Q.1 Compare the different families of PIC microcontroller

🚱 [SPPU : In Sem : Aug.-16, Marks 5]

Ans. : Comparison of PIC families : The PIC microcontroller series has Harvard architecture and supports for RISC instruction set rather than CISC. It is single chip microcontroller developed by microchip and specifically used in embedded system development. Most of the instructions used in PIC are either 2 or 4 bytes instead of 1 and 3 bytes.

Unit III

The variation and comparison of various family members of PIC according to number of bits, manufactures and supporting components as RAM, ROM, ADC channels, ports is given in Table Q.1.1 and Q.1.2.

Device	Pins	Digital I/O	ADC Channel	EPROM × 12 words	RAM [Bytes]
16C54	18	12	None	512	25
16C55	28	20	None	512	24
16C56	18	12	None	1 K	25
16C57	28	20	None	2 K	72
17C42A	·40	33	None	2 K	232
17C43	40	33	None	4 K	454
17C44	40	• 33	None	8 K	454
16C7	18	13	4 (8 bit ADC)	1 K×14	36
17C752	·40	33	12 (10 bit ADC)	8 K×16	678

Table Q.1.1 : Comparison of PIC 16 & 17 Family

(iv)

(4 - 1).

4 - 2 PIC 18FXXXX Microcontroller Architecture

Device Progr	anı Memory	Data I	Memory	10-6(A/D Com	parators	CCP	MSSP		Timers
Flash (bytes)	Single word Instructions	SRAM (bytes)	EEPROM (byres)	1/O (char	mel)		ECCP (PWNI) S	P[[™]] Ma 1 ³ C	ter USAR	T \$ /16 Blt
PIC18 16 K F248	8192	768	256	22 5			1:0	Y N	γ γ	1.3
PIC18 32 K F258	16,384	1536	256	22 5			1.0	Y 1	· γ	1.3
PIC18 16 K F448	8192	768	256	33 8		2	ы	Y Y	r Y	1.3
PIC18 32 K F458	(6,384	1536	256	33 8		3	1.1	Y N	ΥΥΥΥ Υ	1.3

Table Q.1.2 : Comparison of PIC18FXXX

Q.2 Draw and explain architecture of PIC 18FXXXX.

GSP [SPPU: Dec-17, Marks 8, May-16, 15, 14, Marks 8] Ans. : It is CMOS flash-based 8-bit microcontroller developed by Microchip's and packed into 40 or 44-pin package and is upwards compatible with the PIC16C5X, PIC12CXXX, PIC16CXX and PIC17CXX with higher levels of hardware integration. It is highperformance, enhanced flash microcontrollers with CAN. It uses Harvard architecture with RISC instruction set architecture. The PIC18F4520 features a 'C' compiler friendly development environment, 256 bytes of EEPROM, self-programming, an ICD, 2 capture/compare/PWM functions, 8 channels of 10-bit Analog-to-Digital (A/D) converter, the synchronous serial port can be configured as either 3-wire Serial Peripheral Interface (SPI) or the 2-wire Inter-Integrated Circuit (I²C) bus and Addressable Universal Asynchronous Receiver Transmitter (AUSART).

All of these features make it ideal for manufacturing equipment, instrumentation and monitoring, data acquisition, power conditioning, environmental monitoring, telecom and consumer audio/video applications. It also supports for pipelining functionality with increased speed of operation. It has powerful instruction set with limited addressing modes ? It works on the clock ranging from DC to 40 MHz and requires only one cycles to execute the instructions.

Microcontroller

4-3 PIC 18FXXXX Microcontroller Architecture

The generalized block diagram of each PIC microcontrollers are designed using the Harvard architecture as shown in Fig. Q.2.1 which includes :

- Microprocessor unit (MPU) -- Accumulator along with general purpose register and file select registers
- o Program memory for instructions ROM
- Data memory for data-- RAM
- o I/O ports -- A, B, C, D, E
- o Support devices such as timers/counters, ADC, USART etc.



Fig. Q.2.1 : General architecture of PIC 18FXXXX

A. Microprocessor unit (MPU) : It consists of working register
 (W) - 8 bit long, along with the status register. Instruction decoder to perform the operation on data and speed up the operation. In all PIC has 15 banks and accessed by use of Bank

4-5 PIC 18FXXXX Microcontroller Architecture

Microcontroller

4-4 PIC 18FXXXX Microcontroller Architecture

Select Register (BSR). Data can be stored in the file register or working register. The control unit synchronizes the operation of ALU while 21 bit program counter is used to access the 2 Mbytes of ROM.

- B. **Program memory for instructions :** 21 bit PC is used to access the program ROM and stores the 16 bits of the instructions. In general instructions used by PIC are of 2 or 4 bytes long.
- C. Data memory for data : The machine code for a PIC18 instruction has only 8 bits for a data memory address which needs 12 bits. The Bank Select Register (BSR) supplies the other 4 bits. The total data memory is organized into 15 banks with each of 256 bytes storage capacity. Upper 128 bytes of bank 15 and lower 128 bytes of bank 0, are used as access banks irrespective of bank selection. Data memory can be addressed directly or indirectly.
- D. I/O ports : 33 I/O lines amongst 5 ports are used for communication with outside environment. These ports are A (6 Bits), B, C and D (8 Bits), E (3 bits), they have direct locations in the memory as SFRS.
- **E.** Support devices such as timers : Has four timers and PWM mode working on 8 or 16 bit and used for the application as delay generation.
- **F. Support for serial communication :** It has the USART port to receive and communicate the data serially. It is also supported by many other devices as 10 bit ADC, CCP modes and so on.

The ALU plays important role in functioning of PIC, according to Fig. Q.2.1, The data from file register available in ROM is added with working register and may be stored in file or W register. The device can be reset by internal or external interrupt generated due to low voltage, in-sufficient clock, Fower on reset circuit not providing

DECODE

A Guide for Engineering Students

required delay or due to watch dog timers. The instruction register provice the code to fetch the data from data memory or file register. The PLL circuit provides the option of multiplying up the oscillator frequency to speed up the overall operation. The watch dog timer can be used to restart the controller under program crash or uneven execution of subroutines. The in-circuit debugger helps during program development to diagnostic data and communicate to processor.

Q.3 State features of the PIC 18FXXXX.

Ans. : Features of PIC18FXX : The general features of PIC 18FXXX Microcontroller are as follows :

- Data Bus : 8-bit CPU With RISC architecture
- Clock : DC to 20 MHz
- Instructions : 16 bits

• Memory : 2 Mbytes of program ROM [21 Address line]

· 4 kbytes of data RAM [12 Address lines]

32 K flash ROM

1536 bytes SRAM - Scratch Pad

256 bytes - EEPROM - For storing critical information

• I/O Ports : 5 [A(6), B,C,D (8), E(3)] - 33 bidirectional and individually addressable I/O lines.

- Timers : Five timers with 8 and 16-bit operation
- Has 15 bank registers with 256 entries
- Has GPR [variable] and SFR [fixed locations]
- Supports for USART operation
- 10 bit, 8 channel ADC
- CCP modules.
- I²C/SPI serial port

DECODE

4 - 6 PIC 18FXXXX Microcontroller Architecture

- High current sink/source 25 mA/25 mA
- 4x Phase Lock Loop (PLL) of primary oscillator
- In-circuit debugger
- Max. PWM freq. @: 8-bit resolution = 156 kHz
 - 10-bit resolution = 39 kHz
- Supports SPI and I2C mode for serial communication
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Wide operating voltage range (2.0 V to 5.5 V)

Q.4 Explain with example functioning of ALU in PIC18 for transfer of data. [SPPU: May-22, Marks 6, May-18, 17, Marks 8] Ans.: Arithmetic and Logic Unit (ALU): The function of register is to support the functionality of ALU for performing various arithmetic and logical operations. It is a general-purpose register used for storing intermediate results obtained during Arithmetic Logic Unit (ALU):

- WREG Working register-Not addressable.
- Status register that stores flags.
- Instruction decoder when the instruction is fetched it goes into the ID.
- The function of the ALU is shown in the Fig. Q.4.1. While performing operation on ALU one of the operand is from the program data memory multiplexed with other input from SFRS and other is working register (W). The result of operation may be stored either in working register or in file register according to the direction bit'd'. If d = 0, result will be stored in working register while d = 1, it will be stored in file register. The sample is explained with example as,
 - ADDWF F, d, a ; Add WREG to File (Data) Reg.

: Save result in W if d = 0; Save result in F if d = 1



Fig. Q.4.1 : ALU function

Product: 16-bit Product of 8-bit by 8-bit Multiply:

- 8x8 hardware multiplier in ALU is used for Multiplication operation and stores 16 bit result in product register pair(PRODH : PRODL) without affecting flags.
- The CPU fetches instructions from memory, decodes them and passes them to the ALU for execution.
- The Arithmetic Logic Unit (ALU) is responsible for adding, subtracting, shifting and performing logical operations.
- The ALU operates in conjunction with :--
 - A general purpose register called 'W' register.
 - And 'F' register that can be any location in data memory.
 - Literal embedded in the instruction code.

Q.5 Explain the flag structure (PSW) of PIC in detail

🚱 [SPPU : Aug.-15, May-14, Marks 6, April-13, Marks 8]

SECOLES

A Guide for Engineering Students

N. .

4 - 9 PIC 18FXXXX Microcontroller Architecture

Microcontroller

4 - 8 PIC 18FXXXX Microcontroller Architecture

Ans. : <u>Program Status Word (PSW)</u> : Flags are 1-bit registers used to store the result of program. The Program Status Word (PSW) contains status bits that reflect the current CPU state after arithmetic and logical operations. PIC has 5 math flags (N, OV, Z, DC, and C). The general structure of PSW is as shown in Fig. Q.5.1.

PSW Register of PIC



Fig. Q.5.1 : PSW of PIC

- N (Negative flag) : Used to indicate the result of an arithmetic/logic operation.(B7 = 1 : result Negative, B7 = 0 result Positive)
- OV (Overflow flag) : Indicate the operation of sign magnitude numbers, set when goes beyond 7-bits result of an operation of signed numbers.
- Z (Zero flag) : Set when result of an arithmetic and logical operation is zero.
- DC (Digit Carry flag) (Half Carry) : Set when carry generated from bit 3 to bit 4 in an arithmetic operation. It is used by BCD arithmetic instructions.
- C (Carry flag) : Set when an addition of unsigned number generates a carry (ADDLW, ADDWF, SUBLW, and SUBWF). For subtraction operation polarity is reversed and performed by adding 2's complement of second operand.

A Guide for Engineering Students

Q.6 Explain data memory organization of PIC, comment on bank select register and access banks.

[SPPU : Dec.-17, Marks 8, May-19, Marks 6, Nov.-15, May-16,17, Marks 8, In Sem : 16, Marks 5, April 12, 13]

Ans. : <u>Data Memory Organization</u> : The PIC 18F4550 has 4 KB of data memory organized in 16 banks, the banks are access by Bank Select Register (BSR). The data bus is of 8 bit and will be stored in memory, as file register. The detailed data organization of data memory is shown in Fig. Q.6.1.

- Data memory up to 4 kbytes : Data register map with 12-bit address bus 000-FFF :
- Divided into 16 banks each of 256-byte (FFF = $2^{12} = 16 \times 256 = 4096 = 4 \text{ K}$)
- Half of bank 0 and half of bank 15 form a virtual bank that is accessible no matter which bank is selected
- Data memory also known as register file, these registers are always accessible regardless of which bank is selected acting as virtual memory.
- BSR holds 4 bit bank address 0-F and remaining 8 bits points to 256 locations in selected bank.
- The BSR can be loaded directly by using the MOVLB instruction.
- In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers access bank.
- While the use of the BSR, with an embedded 8-bit address, allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected.
 - To streamline access for the most commonly used data memory locations, the data memory is configured with an access bank, which allows users to access a mapped block of memory without specifying a BSR.

DECODE



4 - 11 PIC 18FXXXX Microcontroller Architecture

Accessing data memory

• The machine code for a PIC18 instruction has only 8 bits for a data memory address which needs 12 bits. The Bank Select Register (BSR) supplies the other 4 bits as shown in Fig. Q.6.2.





· Memory can be addressed directly and indirectly as shown in Fig. Q.6.3 and Fig. Q.6.4.



FRODE

A Guide for Engineering Students

DECODE



Fig. Q.6.4 : Indirect addressing

Data memory addressing - Direct

- 8 bits of the 16-bit instruction specify any one of 256 locations.
- The 9th bit specifies either the access bank (= 0) or one of the banks (= 1).

Data memory addressing - Indirect

- 3 File Select Registers (FSR) as a pointer to the data memory location that is to be read or written.
- Each FSR has an INDF register associated with it.
- The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register.
 - FSR0 : Composed of FSR0H : FSR0L
 - FSR1 : Composed of FSR1H : FSR1L
 - FSR2 : Composed of FSR2H : FSR2L

Q.7 Draw and explain the program memory map and stack of PIC microcontroller.

🚱 [SFPU : May-22, Marks 6, In Sem : Aug-22, Marks 5, April-12]

Microcontroller

4 - 13 PIC 18FXXXX Microcontroller Architecture

Ans. : Program Memory Organization

- PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).
- PIC18 devices have two interrupt vectors. The Reset vector address is at 0000H and the interrupt vector addresses are at 0008H and 00.8H as shown in Fig. Q.7.1.
- There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways : 1. Computed GOTO, 2. Table Reads.
- The Program Counter (PC) specifies the address of the instruction to fetch for execution.
- The PC is 21 bits wide and is contained in three separate 8-bit registers.
 - The low byte, known as the PCL register, is both readel le and writable.
 - The high byte, or PCH register, contains the PC<15 : 8> bits; it is not directly readable or writable
 - The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable.

DECODE

A Guide for Engineering Students



Fig. Q.7.1 : Program memory organization of PIC

STACK : The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The stack organization is shown in Fig. Q.7.2.



4 - 15 PIC 18FXXXX Microcontroller Architecture

Q.8 Draw and explain the programming model of PIC 18FXXXX.

🚱 [SPPU : May-22, Marks 6]

Ans. : <u>Programming Model of PIC18FXX</u> : It supports for the smooth functioning of the microcontroller, all components are the parts of programming model contribute directly or indirectly. The components of general programming model are ALU, PSW, Pointers, RAM, Data and program ROM, Timers, SFRS and ports as shown in Fig. Q.8.1. It also represent the internal architecture of a microprocessor necessary to write assembly language programs. It has been divided into two groups as

• Arithmetic Logic Unit (ALU) and Registers from Microprocessor Unit (MPU).



Fig. Q.8.1 : Programming model of PIC

Registers and Pointers

DECODE

- Working Register (W): 8 bit accumulator.
- **Program Counter (PC) :** 21-bit register functions as a pointer to program memory during program execution.

DECODE

- **Table Pointer :** 21-bit register used as a memory pointer to copy bytes between program memory and data registers.
- Stack Pointer (SP) : 5-bit register used to point to the stack.
- Stack : 31 registers used for temporary storage of memory addresses during execution of a program.
- **BSR**: Bank Select Register (0 to F) : 4-bit register

Provides upper 4-bits of 12-bit address of data memory.

- FSR : File Select Registers : FSR0, FSR1 and FSR2 FSR : Composed of two 8-bit registers : FSRH and FSRL Used as pointers for data registers
 - Holds 12-bit address of data register

Special Function Registers

These registers are used to control the operation of Timers/Counters, interrupts, serial interface and ports. The location of each SFR is fixed and accessed by use of direct addressing mode. Data registers associated with I/O ports, support devices and processes of data transfer.

- I/O Ports (A to E) Interrupts
 - Serial I/O
- EEPROMTimers
- Capture/Compare/PWM (CCP)
- Analog-to-Digital (A/D) converter

Program and Data Memory

- Data memory up to 4 kbytes : Data register map with 12-bit address bus 000-FFF. The total memory is divided into 16 banks each of 256-byte (FFF = $2^{12} = 16 \times 256 = 4096 = 4$ K)
- PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

Microcontroller

Q.9 Enlist the steps in selection of PIC Microcontroller.

Ans. : Selection Criteria :

The selection of each microcontroller used for specific application depends on following factors.

- Data handling capacity Bits, Nibble bytes, words, double words, quad words etc.
- Speed depends on clock.
- Amount of RAM/ ROM/ EPROM/ flash/ static.
- Number of I/O pins, timers All SFRS.
- Power consumption Based on the modes.
- Packaging 40 PIN DIP,/ QFP/ other important Space, assembly, prototyping the end product
- Added features like ADC/ DAC/ CCP, bus support like CAN, SPI, I2C, USB.
- Watchdog timer, Timer modes, data EEPROM etc.
- Easy to upgrade Higher performances or low power operations.

Q.10 Draw the pin out diagram of PIC 18F4550 and explain function of each.

Ans. : Pin Functions of PIC 18F4550

• It uses the dual in-line package with forty pins as shown in Fig. Q.10.1. The total forty pins and divided into different parts as port pins, reset, memory control and power supply. Out of 40 pins, 33 pins are dedicated to I/O functions with five ports with alternate functions. Rest of the pins are VDD, GND, OSC1, OSC2, and MCLR.

A Guide for Engineering Students

Microconti	roller	4 - 18 PIC 18FXXXX Microcontroller Architecture				
Pin No.	Functions	Explanation				
01	MCLR/VPP/RE3	It is input and active low, often referred as POR / Port E.				
02-07	RA0-5/AN0- AN4/Cvref	Port A / ADC input channels.				
08-10	RE0-3/AN5-7	Port E/ ADC input with other functions.				
11, 32	VDD	Supply voltage, +5 V, low in order to reduce the noise and power dissipation, values can be set using configuration register.				
12, 31	VSS (GND)	More pins for VDD and VSS help to reduce the noise.				
13	OSC1/CLK1	Oscillator connect pin.				
14	OSC2/CLK0/RA6	Oscillator connect/ Port A, Often the quartz crystal is connected between these pins, values of crystal are decided according to its configuration registers PIC have speed from 0 to 40 MHz.				
15-18	RC0-2, 17-CCP1,18- USB	Port C and CCP mode configuration with USB.				
19-22	RD0-RD3/ SPP 0-3	Port D and parallel slave ports.				
23-26	RC4-7, D- /D*/TX/RX/SDO	Port C and SPI data bus and UART communication pins.				
27-30	RD4-7/ SPP4-7	Port D and parallel slave ports.				

Microcontroller	4 - 19 PIC 18F.	XXXX Microcontro	ller Architecture
33-40 RB0-7,/AN8-12/ INT0-2, CCP2	Port D , AI interrupt an used in I2C	C input and ex d CCP2 pins S communication	ternal CK and SDA s
• Note: For more Fig. Q.10.1. Also ac with increased multi	details of pin cording to device ple functions.	assignment e number pins	please refer are assigned
MCLR/VPP/RE3 E RA0/AN0 RA1/AN1 RA2/AN2/VREF_/CVREF E RA1/AN1 E RA2/AN2/VREF_/CVREF E RA4/AN3/VREF. E RA4/AN3/VREF. E RA4/AN3/VREF. E RA4/TOCKUC10LIT/ROV E RA5/AN4/SS/HLVDINIC2OUT E RE0/AN6/CK1SPP E RE1/AN5/CK2SPP E VDD V RE1/AN5/CK2SPP E VDD V RC0/T10S0/T130KI E RC1/T10SU/CCP2 ⁽¹⁾ /JOE E RD0/SPP0 E RD1/SPP1 E	1 40 2 39 3 36 4 37 5 75 6 35 7 34 8 33 9 32 10 PIC18F4455 31 PIC18F4550 30 30 12 29 13 25 14 27 15 26 18 25 17 24 18 23 19 22 20 21		SD GC GM (Bio/CSSPP CP2 ⁽¹⁾ /VPO IT2/VMO NT1/SCK/SCL NT0/FLT0/SDI/SDA P1D P1C P1B /SDO
Fig. (Q.10.1 : Pin out di	agram	
PORTA[7] PORTB[8]	PORTC[8]	PORTD[8]	PORTE[4]
ADC CH Universal [0-4] [ADC 8-12	Timer 2] clock	Parallel operation	ADC CH [5-7]

CCP1, serial,1²C

Interrupt, I²C, CCP2

Ref voltage

DECODE

DECODE

:

A Guide for Engineering Students

A Guide for Engineering Students

MCLR, CK1 CK2,OE

4 - 20 PIC 18FXXXX Microcontroller Architecture

Q.11 Explain with block schematic function of RESET in PIC 18FXXXX.

(by default, Like all ports are configured as input).

- A reset puts the PIC in a well-defined initial state so that the processor starts executing code from the first instruction.
- Reset will cause all current data to be lost.
- Reset can results from :
 - Power-on Reset (POR)
 - MCLR reset during normal operation(External reset by MCLR pulled down)
 - MCLR reset during power-managed modes
 - Watchdog Timer (WDT) reset (during execution Watchdog timer overflow)
 - Programmable Brown-out Reset (BOR)
 - o RESET instruction
 - o Stack full reset
 - Stack underflow reset
 - Reset on power supply brown-out
 - The detailed combination of reset operation along with functional diagram is shown in Fig. Q.11.1.



Flg. Q.11.1 : Reset operational diagram

- Reset can be of,
 - 1. Power-on Reset (POR)
 - 2. Power-up Timer (PWRT)
 - 3. Oscillator Start-up Timer (OST)

RCON : Reset Control Register

Device reset events are tracked through the RCON register as shown in Fig. Q.11.2. The lower five bits of the register indicate that a specific reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN).

DECODE

A Guide for Engineering Students

Microcontroller	•	4 - 22	PIC 18FX	XXX Microcontroller	Architecture
R/W-0 R/	W-J ⁽¹⁾ L	I-0 R/W-1	R-1	R-1 R/W-0 ⁽²⁾	R/W-0
IPEN SBO	OREN -	- 77	TO	PD POR	BOR
bit 7		nu	10	112 1011	bit 0

Fig. Q.11.2 : Reset control register

- The MCLR pin provides a method for triggering an external reset of the device.
- A reset is generated by holding the pin low.
- These devices have a noise filter in the reset path which detects and ignores small pulses.
- The pin is not driven low by any internal resets, including the WDT.
- In PIC18F2455/2550/4455/4550 devices, the MCLR input can be disabled with the MCLRE configuration bit. When MCLR is disabled, the pin becomes a digital input.

Q.12 Explain POR, PWRT, BOD modes of RESET in PIC 18FXXXX. Ans. : <u>Reset Modes</u> : The reset operation is affected by the following modes depending on the way of using parameters.

A. Power-on Reset (POR)

- A Power-on Reset pulse is generated on-chip when VDD rise is detected above threshold. The power on circuit is shown in Fig. Q.12.1.
- To take advantage of the POR circuitry, just tie the MCLR pin directly (or through a resistor of $1 \text{ k}\Omega$ to $10 \text{ k}\Omega$) to VDD. This will eliminate external RC components usually needed to create a power-on reset delay.

A Guide for Engineering Students

Microcontroller

• When the device starts normal operation (i.e., RESET exits the condition). device operating parameters (like voltage, frequency, temperature, etc.) must be met to ensure operation. If . these



Fig. Q.12.1 : Power on reset

conditions are not met, the device must be held in RESET until the operating conditions are met.

- POR events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.
- External power-on reset circuit is required only if the VDD powerup slope is too slow.
- The diode D helps discharge the capacitor quickly when VDD powers down. $R < 40 k\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
- R1 ≥ 1 kΩ will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown, due to Electro - Static Discharge (ESD) or Electrical Overstress (EOS).

B. Power-up Timer (PWRT)

- The power-up timer provides a fixed nominal time-out only on power-up from the POR. The power-up timer operates on an internal RC oscillator.
- The chip is kept in RESET as long as the PWRT is active.
- The PWRT's time delay allows VDD to rise to an acceptable level.



4 - 24 PIC 18FXXXX Microcontroller Architecture

- A configuration bit is provided to enable/disable the PWRTEN.
- The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation.
- The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over.
- This ensures that the crystal oscillator or resonator has started and stabilized.
- The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over.
- This ensures that the crystal oscillator or resonator has started and stabilized.
- The Power-up Timer (PWRT) of the PIC18F2455/2550/4455/4550 devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of $2048 \times 32 \ \mu s = 65.6 \ ms$. While the PWRT is counting, the device is held in reset.

C. Brown Out Detect (RESET)

- Mostly all microcontrollers have built in Brown-out Detection (BOD) circuit, which monitors supply voltage level during operation. BOD circuit in Fig. Q.12.2 is nothing more than comparator, which compares supply voltage to a fixed trigger level.
- The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 configuration bits in CONFIG 2 L register.: Ref (Microchip manual 18F4550).

U-0	U-0	R/P-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
		VREGEN	BORV1(1)	BORV0 ⁽¹⁾	BOREN1(2)	BORENI ⁽²⁾	PWRTEN (2)
bit 7				•			bit 0

• The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled, any drop of VDD below VBOR for greater than threshold

Microcontroller

4 - 25 PIC 18FXXXX Microcontroller Architecture

will reset the device. A reset may or may not occur if VDD falls below VBOR for less than threshold. The chip will remain in Brown-out Reset until VDD rises above VBOR.

• Overcome the fluctuations in VDD brown on reset voltage provided.



- Fig. Q.12.2 : Brown on detect
- CONFIG 2L allows to set minimum VDD required, if falls below CPU goes into reset state. It is set according to oscillator frequency connected to OSC1 and OSC2 pins.
- o For 40 MHz VBOR = 4.5 V

2 MHz - VBOR = 2.0 V

- If the power-up timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in reset for an additional time delay, PWRT.
- If VDD drops below VBOR while the power-up timer is running, the chip will go back into a brown-out reset and the power-up timer will be initialized. Once VDD rises above VBOR, the power-up timer will execute the additional time delay.

DECODE

DECODE

4 - 26 PIC 18FXXXX Microcontroller Architecture

- SOFTWARE ENABLED BOR : When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise, it is read as '0'.
- Hardware BOR : When BOREN1: BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters sleep mode, however, the BOR is automatically disabled.
- When the device returns to any other operating mode, BOR is automatically re-enabled.

Note : BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR reset does not automatically enable the PWRT.

Q.13 Explain watch dog timer mode of RESET in PIC 18FXXXX.

Ans. : Watchdog Timer

- For PIC18F4550 devices, the WDT is driven by the INTRC source.
- The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator. The period of the WDT is multiplied by a 16-bit postscaler.
- Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in configuration register 2H shown below

U-0 U-0 U-0 U-0 R/P-1 R/P-1 R/P-1 R/P1

• Available periods range from 4 ms to 131.072 seconds

Microcontroller

4 - 27 PIC 18FXXXX Microcontroller Architecture

- The WDT and post scaler are cleared when any of the following events occur : a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred according to oscillator control bits.
- The general block diagram of Watchdog timer is shown in Fig. Q.13.1.



Fig. Q.13.1 Watchdog timer

Also the SFRS used for enabling the Watchdog timer are,

		0999809-0007589575-7-2455779-9-22027674962626	
	TILZ CONTRACT	The second s	
		[9] S. C. S.	
9°, •`************************************		**************************************	190090-14020-1000-2000-20020-2002-2002-2002-2
2229.049.0000000000000000000000000000000		6 193 193 193 196 1 97 197 197 197 197 197 197 197 197 197 1	00600000000000000000000000000000000000
The state is a state of the sta	* (11)	***************************************	1000 CARC GEACONNEL THE SHARE A CONTRACTOR
	1 CT CT T T T T T	**************************************	000000309699000000000000000000000000000
		View restauration of the second state of th	27 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
	. OTOTATIN		
Sec. (1997)			CONTRACTOR CONTRACTOR CONTRACTOR DE LA CONTRACTOR DE LA CONTRACTÓR DE LA CONTRACTÓR DE LA CONTRACTÓR DE LA CONT
		and the second	
		6 - 19 - 19 - 19 - 19 - 19 - 19 - 19 - 1	
			<pre>x00x00x0200x00x00x00x00x00x00x00x00x00x0</pre>
		(***) 3.50************************************	000000000000000000000000000000000000000
TT THE THE PARTY AND THE PARTY A			25 THE PARTY AND A 12 THE PARTY
		10 C TEAL THE STORE AND A S	
	· · · · · · · · · · · · · · · · · · ·	······································	
00 XX 406 XX XX 000000XX XX 000000000000		***************************************	490.98288289777627762776977687687677677677677677677677677677

Bit 0 SWDTEN : Software controlled Watchdog timer Enable bit : This bit has no effect if the configuration bit, WDTEN, is enabled in CONFIG 2H register

- 1 = Watchdog timer is on
- 0 =Watchdog timer is off
- 1. The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
- Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
- 3. When a CLRWDT instruction is executed, the postscaler count will be cleared.

(IGOR)

(2.18 minutes).

WDTPS2 WUTPS1 WDTPS0 WDTEN

DECODE

Microcontroller

4 - 28 PIC 18FXXXX Microcontroller Architecture

Q.14 Explain different oscillator options with bit settings.

[SPPU: May-19; Marks 8]

Ans. : Oscillator options : Essentially, there are three clock sources for the PIC microcontroller to operate in different modes of operation :

Primary oscillators : The primary oscillators include the external crystal and resonator modes, the external clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 configuration bits.

Secondary oscillators : The secondary oscillators are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a powermanaged mode.

Internal oscillator block : In addition to being a primary clock source, the internal oscillator block is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

In short for the PIC

- Four crystal modes, using crystals or ceramic resonators.
- Two external clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two external RC oscillator modes with the same pin options as the external clock modes.
- The internal oscillator circuit is used to generate the device clock. The device clock is required for the device to execute instructions and for the peripherals to function. Four device clock periods generate one internal instruction clock (TCY) cycle.
- An internal oscillator block which provides an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user

Microcontroller

4 - 29 PIC 18FXXXX Microcontroller Architecture

selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option gives the two oscillator pins for use as additional general purpose I/O.

• A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz - all without using an external crystal or clock circuit.

Configuration Registers for Oscillator Options

- Many features of the PIC can be selected using the bits in configuration registers reducing the cost for external components.
- These configuration registers are located at address 300000 H which is outside the 000000-1FFFFF H (4 MB) of range ROM.
- The configuration register can be assessed from the user program using table read and writes.
- Writing 8 bit values with CONFIG directive will be loaded in register.
- Incorrect programming of configuration register can cause system to fail.
- Configuration registers are of reset, clock source and VDD source. Table Q.14.1 gives the addressed location with details.

Address (HE	X) NAME	General Des	cription
200001	CONFICUL	Q	
300001	CONFIGIH	Uscillator s	election
300002	CONFIG2L	Brown	out
300003	CONFIG2H	Watch dog	enable
300006	CONFIG4L	Background debut	gger and ISCP

Table Q.14.1 : Address location of CONFIG registers

DECODE

A Guide for Engineering Students

4 - 30 PIC 18FXXXX Microcontroller Architecture

Configuration Bit Settings

- The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000H.
- The user will note that address 300000H is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000H 3FFFFFH), which can only be accessed using Table Reads and Table Writes.
- Programming the configuration registers is done in a manner similar to programming the FLASH memory. The only difference is the configuration registers are written a byte at a time. The configuration bit settings are shown in Table Q.14.2.

Fil	e Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default / Un-
	· · ·									programmed
										Value
300001H	CONFIGIH	IESO	FCMEN		·	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002H	CONF1G2L				BORVI	BORV0	BORENI	BOREN0	PWRTEN	1 1111
300003H	CONFIG2H		<u>.</u>		WDTPS3	WDTPS2	WDTPS1	WDTPSC	WDTEN	1 1111
300005H	CONFIG3H	MCLRE					LPT 1 QSC	PBADEN	CCP2MX	1 011
300006H	CONFIG4L	DEBUG	XINST	_			LVP		STVREN	101-1
300008H	CONFIG5L					CP3'''	CP2'''	CPI	CP0	1111
300009H	CONFIG5H	CPD	СРВ						·	11
30000AH	CONFIG6L			·		WRT3'''	WRT2'''	WRTI	WRTO	1111
30000BH	CONFIG6H	WRTD	WRTB	WRTC						111
30000CH	CONFIG7L					EBTR3 1	FBTR2 ⁽¹⁾	EBTRI	EBTR0	1111
30000DH	CONFIG7H		EBTRB							.1
3FFFFEH	DEVIDI	DEV2	DEVI	DEV0	REV4	REV3	REV2	REV1	REV0	XXXX XXXX ⁽²⁾
3FFFFFH	DE VID2	DEV10	DE V9	DEV8	DEV7	DEV6.	DEV5	DEV4	DEV3	XXXX XXXX ⁽²⁾

 Table Q.14.2 : Configuration bit setting

Microcontroller

4 - 31 PIC 18FXXXX Microcontroller Architecture

Q.15 Explain in detail oscillator control register OSCCON. Ans.: OSCCON: Oscillator Control register

- The OSCCON register controls several aspects of the device clock's operation, both in full-power operation and in powermanaged modes. The system clock select bits, SCS1:SCS0, select the clock source. The oscillator control register is shown in Fig. Q.15.1.
- The available clock sources are the primary clock (defined by the FOSC3:FOSC0 configuration bits in CONFIG 1H register), the secondary clock (Timer1 oscillator) and the internal oscillator block.
- The internal oscillator frequency select bits, IRCF2 : IRCF0, select the frequency output of the internal oscillator block to drive the device clock.
- When an output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source.

 R/W - 1
 R/W - 0
 R/W - 0
 R
 R-0
 R/W - 0
 R/W - 0

 IDLEN
 JRCF2
 IRCF1
 IRCF0
 OSTS
 IOFS
 SCS1
 SCS0

Fig. Q.15.1 : Oscillator control register

Bit 7 : IDLEN : Idle Enable bit

1 = Device enters Idle mode on SLEEP instruction

0 = Device enters Sleep mode on SLEEP instruction

Bit 5-4 : IRCF2:IRCF0: Internal oscillator frequency select bits

111 = 8 MHz (INTOSC drives clock directly)

- $110 = 4 \, \text{MHz}$
- $101 = 2 \, \text{MHz}$

 $100 = 1 \, \text{MHz}(3)$

DECODE

- $011 = 500 \, \text{kHz}$
- $010 = 50 \, \text{kHz}$
- 001 = 125 kHz
- 000 = 31 kHz (from either INTOSC/256 or INTRC
 - directly)
- Bit 3 : OSTS : Oscillator Start-up Time-out Status bit
 - 1 = Oscillator start-up timer time-out has expired;primary oscillator is running
 - 0 = Oscillator start-up timer time-out is running; primary oscillator is not ready
- Bit 2 : IOFS : INTOSC Frequency Stable bit
 - 1 = INTOSC frequency is stable
 - 0 = INTOSC frequency is not stable
- Bit 1-0 : SCS1 : SCS0 : System Clock Select bits

Q.16 Explain various power down (Managed) modes of PIC18FXXX.

[SPPU : May-22, Marks 6, May-18,19, Marks 8] Ans. : Power Managed (Down) Modes :

- PIC18F2455/2550/4455/4550 devices offers total of seven operating modes for more efficient power management.
- There are three categories of power-managed modes :
 - o Run modes
 - o Idle modes
 - o Sleep mode.
- These categories define which portions of the device are clocked and sometimes, what speed.

Microcontroller

DECODE

4 - 33 PIC 18FXXXX Microcontroller Architecture

- The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.
- Selecting a power-managed mode requires two decisions: If the CPU is to be clocked or not and the selection of a clock source.
- The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1 : SCS0 bits (OSCCON<1:0>) select the clock source.

OSCCON : Oscillator Control Register



Selection of power down modes

1. Selection of Clock Sources : Primary Clock OSC2 : OSC0, The secondary clock (the Timer 1 oscillator) and the internal oscillator block (for RC modes).

2. Entering into power down modes :

- a. Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1: SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running.
- b. Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.
- c. Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits.
- d. Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode, or one of the idle modes,

DECODE

A Guide for Engineering Students

4 - 34 PIC 18FXXXX Microcontroller Architecture

depending on the setting of the IDLEN bit.

e. Available power managed modes is shown in Table Q.16.1.

	OSCCO	N<7, 1:0>	Module	Clocking	Available Clock
Mode ,	DI FN ^(I)	SCS1:SCS0	CPU	Perinherals	and Oscillator
					Source
Skep	0	N.A	hO	Off	None + all clocks are disabled
PRI_RUN	N.A.	00	Clocked	Clocked	Primary- all oscillator modes.
					This is the normal full-power execution mode
SEC_RUN	N A	01	Ciocked	Clocked	Secondary-Timer 1 oscillator
RC_RUN	N A	ix	Clocked	Clocked	Internal oscillator BLOCK
PRIJDLE	1	00	Off	Clocked	Primary-all oscillator modes
SEC_IDLE	1	01	Off	Clocked	Secondary-Timer 1 oscillator
RC IDEE	1	l is	01	Clacked	Internal oscillator BI CK'K

 Table Q.16.1 : Power managed modes

Q.17 Explain RUN power down (Managed) mode of PIC18FXXX.

🐼 [Marks 6]

Ans. : Run modes : In the run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

A. PRI_RUN MODE : This is also the default mode upon a device Reset. It is the normal, full-power execution mode of the microcontroller. Depending on the primary clock source the IOFS bit may be set in oscillator control register.

B. SEC_RUN MODE :

- The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices.
- In this mode, the CPU and peripherals are clocked from the Timer 1 oscillator.
- This gives users the option of lower power consumption while still using a high-accuracy clock source.

Microcontroller

4-35 PIC 18FXXXX Microcontroller Architecture

- SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer 1 oscillator and the primary oscillator is shut down.
- On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer 1 oscillator while the primary clock is started.

C. RC_RUN MODE :

- In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer; the primary clock is shut down.
- When using the INTRC source, this mode provides the best power conservation of all the Run modes while still executing code.
- It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.
- If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between the PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended.
- On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started.
- The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

Q.18 Explain SLEEP power down (Managed) mode of PIC18FXXX.

🖙 [Marks 6]

DECODE

,

4 - 36 PIC 18FXXXX Microcontroller Architecture

Ans. : Sleep Modes

- The power-managed Sleep mode in the PIC18F2455/2550/4455/4550 devices is identical to the legacy Sleep mode offered in all other PIC devices.
- It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction.
- This shuts down the selected oscillator. All clock source status bits are cleared.
- Entering the Sleep mode from any other mode does not require a clock switch.

This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer 1 oscillator is enabled, it will also continue to run.

- When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1 : SCS0 bits becomes ready or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled.
- In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

Q.19 Explain IDLE power down (Managed) mode of PIC18FXXX.

[Marks 6]

Ans. : Idle Modes

- The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular idle mode allows users to further manage power consumption.
- DECODE

A Guide for Engineering Students

Microcontroller

4-37 PIC 18FXXXX Microcontroller Architecture

- If the IDLEN bit is set to "1" when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1: SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected.
- Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding idle mode.
- If the WDT is selected, the INTRC source will continue to operate. If the Timer 1 oscillator is enabled, it will also continue to run.
- Since the CPU is not executing instructions, the only exits from any of the idle modes are by interrupt, WDT time-out or a Reset.
- When a wake event occurs, CPU execution is delayed by an interval of TCSD while it becomes ready to execute code.
- When the CPU begins executing code, it resumes with the same clock source for the current idle mode.
- The IDLEN and SCS bits are not affected by the wake-up.
- While in any Idle mode or Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1: SCS0 bits.

A. PRI_IDLE MODE :

DECODE

- It is unique among the three low-power Idle modes which does not disable the primary device clock during timing sensitive applications, this allows for the fastest resumption of device operation, with its more accurate primary clock source.
- PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction.
- If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP.

4 - 38 PIC 18FXXXX Microcontroller Architecture

- Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 configuration bits. The OSTS bit remains set.
- When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. It is required to allow the CPU to become ready to execute instructions.
 - After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up.

B. SEC_IDLE MODE :

- In this mode, the CPU is disabled but the peripherals continue to be clocked from the Timer 1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction.
- If the device is in another Run mode, set IDLEN first, then set SCS1:SCS0 to '01' and execute SLEEP. When the clock source is switched to the Timer 1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.
- When a wake event occurs, the peripherals continue to be clocked from the Timer 1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer 1 oscillator.
- The IDLEN and SCS bits are not affected by the wake-up; the Timer 1 oscillator continues to run.

C. RC_IDLE MODE :

• In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allow: for controllable power conservation during Idle periods.

Microcontroller

DECODE

4-39 PIC 18FXXXX Microcontroller Architecture

- From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices.
- The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.
- If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled.
- If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set.
- If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.
- When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer.
- The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

Q.20 Explain with diagram peripheral support in PIC18FXXX. Ans: Brief Summary of Peripheral Support

The PIC 18F452 has the following peripherals : As shown in Fig. Q.20.1.


- Data ports :
 - A (7-bits)
 - o B, C and D (8-bits)
 - E (4- bits)
- Counter/Timer modules :
 - o Modules 0,2 (8-bits)
 - o Modules 1,3 (16-bits)
- CCP modules :

DECODE

- o I2C/SPI serial port.
- o USART port.

A Gulde for Engineering Students

Microcontroller	4 - 41	PIC 18FXXXX Mi	crocontroller Archit	ecture
• ADC 10-bits with 13	Channe	·		

o EEPROM 256 bytes

a. Five I/O ports

- PORT A through PORT E
- Most I/O pins are multiplexed
- Generally have eight I/O pins with a few exceptions
- Addresses already assigned to these ports in the design stage
- Each port is identified by its assigned Special Function Registers (SFR)

PORTA (address of F80)

- PORTB (address of F81)
- \rightarrow these are part of data memory or register file.

b. Capture-Compare-Pulse Width Modulation (CCP)

- The compare mode can cause an event like simply turning on the device when the contents of timer matches with CCP register.
- In capture mode, an event at CCP pin will cause contents of timer to be loaded in CCP register.
- Pulse width modulation feature allows to create pulses of variable duty cycle.
- The main difference between enhanced CCP module and standard CCP is that it allows four pins for implementation of H bridge or half H bridge for DC motor control. 1, 2 or 4 PWM outputs

c. Timer module

• The timer 0 module timer/counter which can work as timer / counter has the following features :

DECODE

4 - 42 PIC 18FXXXX Microcontroller Architecture

- 8-bit or 16 bit timer/counter
- 8-bit software programmable pre-scaler
- Internal or external clock
- Select interrupt on overflow from FFH to 00H
- Edge select for external clock
- Timer 1 is 16 bit timer/counter and cannot be operated in 8 bit.
- Timer 2 is an 8-bit timer with a pre-scaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s).
- Timer 3 is 16 bit timer/ counter and cannot be operated in 8 bit. It also works in CCP mode.

d. Master Synchronous Serial Port (MSSP) module

- The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes :
 - 1. Serial Peripheral Interface (SPI)
 - 2. Inter-Integrated Circuit (I2C).

e. Enhanced universal synchronous asynchronous receiver transmitter

- The EUSART can be configured in the following modes :
 - 1. Asynchronous (full duplex) with :
 - o Auto-wake-up on character reception
 - Auto-baud calibration
 - o 12-bit break character transmission.
 - 2. Synchronous Master (half duplex) with selectable clock polarity

Microcontroller

4 - 43 PIC 18FXXXX Microcontroller Architecture

3. Synchronous - Slave (half duplex) with selectable clock polarity

f. Parallel slave port

- In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port.
- PSP operation is controlled by the four upper bits of the TRISE register.
- Setting control bit, PSPMODE (TRISE<4>), enables PSP operation as long as the enhanced CCP module is not operating in dual output or quad output PWM mode. In slave mode, the port is asynchronously readable and writable by the external world.
- The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch.

Important Points to Remember

- 1. PIC uses Harvard architecture with RISC instruction set architecture
- 2. Clock is DC- 40 MHz

DECODE

- 3. Has in build Timer/Counter, Serial port ADC,
- 4. Instructions are of 2, 4 bytes long
- 5. Families are not upward compatible.
- 6. Incorrect programming of Configuration register can cause system to fail
- 21-bit address bus for program memory addressing capacity .
 2 MB of memory
- 8. 12-bit address bus for data memory addressing capacity: 4 KB of memory

Secons

A Cuide for Engineering Students

1icr	ocon	trol	ler

4 - 44 PIC 18 FXXXX Microcontroller Architecture

- 9. Has 77 Instructions
- 10. 16-bit instruction/data bus for program memory
- 11. 8-bit data bus for data memory
- 12. Has four timer, timer 0 (8 and 16 bit) timer 1 and 3(16 bit), timer 2 and 4 (8 bits only)
- 13. MCLR plays important role in reset operation of PIC
- 14. Watchdog timer is used to force reset operation if anything goes wrong
- 15. Prescaler in timer is used to increase the time delay
- 16. Sources of oscillator may be internal or external
- 17. Internal oscillator clock frequency is divided by four
- OSC1 and OSC2 pins are used to connect the crystal or ceramic resonator, OSC2 pin can be used for alternate function as RA6 for I/O operation
- 19. Has five ports with 35 I/O pins [A (7), B, C, D (8), E (4), USB]
- 20. Port B pins have alternate function of accessing the external interrupts
- 21. Has various power managed modes (idle, sleep, run) which saves the power.
- 22. Configuration registers are used to set the operational conditions of PIC as reset voltage decision, Watch dog timer, background debugger etc.
- 23. Selection of supply voltage is important to avoid malfunctioning
- 24. Timer 0, 16 bit, TMR0H is loaded first then TMR0L
- 25. Highest delay will be generated when TMR0H = TMR0L = 00h

END... 🕰



Peripheral Support in PIC 18FXXXX

Q.1 Draw and explain functional diagram of timer 0 of PIC and differentiate between operating functions of timer 0, 1 and 2.

Unit IV

[SPPU: May-17, Dec-17, Marks 8]

Ans. : Timer 0 functional diagram :

The main use of timer is to generate the delay. Timer 0 is 8-bit or 16-bit timer with 8-bit software programmable prescaler.

Timer 0 : 8 bit mode :

- Timer 0 can operate as either a timer or a counter; the mode is selected by clearing the T0CS bit (T0CON<5>).
- In timer mode, the module increments on every clock by default unless a different prescaler value is selected.
- If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.
- The general configuration of Timer 0 8 bit is shown in Fig. Q.1.1.



DECODE

A Guide for Engineering Students

(5 - 1)

Peripheral Support in PIC 18FXXXX

• The bock diagram is divided into three parts as 1. Selection of Clock, 2. Use of Prescaler, 3. Loading the Timer and checking for the Flag.

5 - 2

- The counter mode is selected by setting the T0CS bit (= 1). In counter mode, Timer 0 increments either on every rising or falling edge of pin RA4/T0CKI/C1OUT/RCV.
- The incrementing edge is determined by the Timer 0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge.
- Restrictions on the external clock input : An external clock source can be used to drive Timer 0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (TOSC). There is a delay between synchronization and the onset of incrementing the timer/counter.
- An 8-bit counter is available as a pre-scaler for the Timer 0 module. The pre-scaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the pre-scaler assignment and pre-scale ratio.
- Clearing the PSA bit assigns the pre-scaler to the Timer0 module. When it is assigned, pre-scale values from 1:2 through 1:256, in power-of-2 increments, are selectable.
- When assigned to the Timer 0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the pre-scaler count.
- TMR0 interrupt is generated when the TMR0 register overflows from FFH to 00H in 8-bit mode, or from FFFFH to 0000H in 16-bit mode. This overflow sets the TMR0IF flag bit in INTCON register. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before re-enabling the interrupt,

Microcontroller

Peripheral Support in PIC 18FXXXX

the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

5-3

Timer 0 : 16 bit mode :

- o 16-bit timer, 0000 to FFFFH.
- After loading TMR0H and TMR0L, the timer must be started.
- Count up till it reaches FFFFH, then it rolls over to 0000 and activate TMR0IF bit.
- Then TMR0H and TMR0L must be reloaded with the original value and deactivate TMR0IF bit.

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

MOVWF TMR0L

(DECODE)

: Loads 'W' register into TMR0L

MOVFF TMR0L, PORTB : Loads TMR0L value into PORT B.

• TMR0H is not the actual high byte of Timer 0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable.



Fig. Q.1.2 : Timer 0 : 16 bit mode

• TMR0H is updated with the contents of the high byte of Timer 0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer 0 without having to verify that the read of the

DECODE

Peripheral Support in PIC 18FXXXX

high and low byte were valid, due to a rollover between successive reads of the high and low byte.

5-4

• Similarly, a write to the high byte of Timer 0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer 0 to be updated at once.

Note: Load TIMER0H first and then TIMER0L since TIMER0H will be kept in temporary reg. to avoid the errors during counting if TIMER0ON flag is set to high.

Comparison of Timers used in PIC

	Timer 0	Timer 1 & 3	Timer 2 8 4
Size of register	8-bits or 16-bits	16-bits	8-bits
Clock source (Internal)	F _{osc} /4	F _{osc} /4	F _{osc} /4
Clock source (External)	T0CKI pin	T13CKI pin or Timer 1 oscillator (T1OSC)	None
Clock scaling available (Resolution)	Prescaler 8-bits (1:2→1:256)	Prescaler 2-bits (1:1,1:2,1:4,1:8)	Prescaler (1:1,1:4,1:16) Postscaler (1:1→1:16)
Interrupt event	On overflow FF→00h	On overflow FFFFh→0000h	TMR REG matched PR2
Can wake PIC from sleep?	Ňo	Yes	No ·

Table : Q.1.1

Q.2 Draw and explain functional diagram of timer 1 of PIC and differentiate between operating functions of timer 0, 1 and 2.

SPPU : May-22, Marks 9, Dec-18, May-17, Marks 8]

Microcontroller

Ans. : Timer1 : 16 bit operation

The Timer 1 module incorporates following features

1. Software•programmed in 16-bit mode only and does not support 8-bit mode.

5-5

- 2. It has 2 bytes named as TMR1L and RMR1H which are readable and writable [It can count up 65.535 pulses in a single cycle].
- 3. Selectable clock source (internal or external) with device clock or Timer 1 oscillator internal options.
- 4. Has four prescale values [1:1, 1:2,1:4,1:8].
- 5. It has SFR as T1CON and TMR1IF.
- 6. The module incorporates its own low-power oscillator to provide an additional clocking option.
- 7. Used as a low-power clock source for the microcontroller in power-managed operation.
- 8. Interrupt : Generates an interrupt or sets a flag when it overflows.

TMR1IF : Flag must be cleared to start the timer again.

9. Resetting timer 1 using CCP module,

CCP1 in the Compare mode

timer 1 and CCP1 compared at every cycle

When a match is found, timer 1 is reset.

Timer TMR1 has a completely separate prescaler which allows 1, 2, 4 or 8 divisions of the clock input. The prescaler is not directly readable or writable. However, the prescaler counter is automatically cleared upon write to the TMR1H or TMR1L register. A simplified block diagram of the timer 1 module is shown in Fig. Q.2.1.

DECODE



Fig. Q.2.1 : Timer 1 block diagram

- Timer 1 has the prescaler option but only supports for 1:1, 1:2,1:4,1:8.
- The module incorporates its own low-power oscillator to provide an additional clocking option. The timer 1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.
- Timer 1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.
- Timer1 is controlled through the T1CON 'Control register shown in Fig. Q.19.1. It also contains the timer 1 oscillator enable bit (T1OSCEN). timer 1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

For comparison of timer 0, 1 and 3 refer Table Q.1.1

Q.3 Explain operation of TOCON and T1CON registers of PIC 18FXXX. 'SS [Nov.-15, Marks 8]



[Nov.-15, Marks 8]

Ans. : Timer 2 : 8 bit operation

DECODE

- It is an 8 bit register with 8-bit period register (PR2)- Fixed value
- TMR2 and PR2 are readable and writable.
- TMR2 increments from 00 to the value equal to PR2.
- TMR2IF flag from PIR1 reg. is raised and TMR2 reset to 00.
- The clock source for TMR2 is Fosc/4 for both prescaler and postscaler options.
- There is no external clock source, hence cannot be use as counter.
- Three prescale values (Bit 1 Bit 0) and 16 postscale values (Bit 6 Bit 3) in T2CON register are used to calculate the delay.

(RCOD)

A Guide for Engineering Students

Peripheral Support in PIC 18FXXXX

- Flag (TMR2IF) is set when TMR2 matches PR2 : Can generate an interrupt.
- A simplified block diagram of timer 2 is shown in Fig. 0.4.1.

5 - 8

Note : When using the TMR2 timer : one should know :

- 1. Upon power-on, the PR2 register contains the value FFh;
- 2. Both prescaler and postscaler are cleared by writing to the TMR2 register;
- 3. Both prescaler and postscaler are cleared by writing to the T2CON register;
- 4. On any reset, both prescaler and postscaler are cleared.



Fig. Q.4.1 : Timer 2 block diagram

• The module is controlled through the T2CON register Fig. Q.4.2, which enables or disables the timer and configures the prescaler and postscaler. Timer 2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. A range . of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits,T2OUTPS3:T2OUTPS0 (T2CON<6:3>).



Fig. Q.4.2 : Timer 2 control register

- Timer 2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<10).
- The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.
- Timer 2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode.

Q.5 Write a C18 program to toggle all bits of port B continuously with delay of 10 ms using timer 0, 16 bit and no presclar.



DECODE

A Guide for Engineering Students

Microcontroller	5 - 10 Peripheral Support in PIC 18FXXXX	Microcontroller	5 - 11 Peripheral Support in PIC 18FXXXX
4. Count = $65536-25000 = (40)$	536)10	2. The calculations used	for program 1 are same hence
5. Hex value to be loaded = (9)	E 58) ₁₆	TMR0H = 9EH and T	MR0L = 58 H
5. Load TMR0H = 9EH and T	MR0L = 58H	#include <pipevvv h=""></pipevvv>	
N		woid TODelay(void):	· · · · · · · · · · · · · · · · · · ·
		void main(void)	
finclude <p18fxxxx.n></p18fxxxx.n>			
old TUDelay(vold);		TRISB=0	// configure port B as output
		While(1)	" configure port B as output
	// configure Dort D oc output	{	
IRISD-U;	// comigure Port B as output	PORTBbits.RB1=0:	// set RB1 bit bigh
s	· · · · ·	T0Delay ():	// set RBT of fight
	// I and hit nottoms	PORTBbits.RB1 = 1;	
TODelay()	// Load bit patterns	T0Delay ();	
$PORTR = 0 \times \Delta \Delta$		}	·
TODelay ()		}	
1020107 (),			- -
•		void T0Delay ()	· · ·
		{	
void TODelay ()		$T0CON = 0 \ge 0.08;$	// Timer0, 16 bit, no prescaler
[$TMR0H = 0 \times 9E;$	// Load Higher byte in TMR0H
$TOCON = 0 \times 08$:	// Timer0. 16 bit. no prescaler	TMR0L=0x58;	// Load Lower byte to TMR0L
TMR0H=0x9E:	// Load Higher byte in TMR0H	T0CONbits.TMR0ON=1;	// Start the timer for upcount
TMROL = 0x58;	// Load Lower byte to TMR0L	while(INTCONbits.TMR0IF	F==0); // Check for overflow
T0CONbits.TMR0ON=1;	// Start the timer for upcount	T0CONbits.TMR0ON=0;	// Turnoff timer
while (INTCONbits.TMR0IF=	=0); // Check for overflow	INTCONbits.TMR0IF==0;	// Clear the Timer 0 flag
TOCONDits.TMRCON=0;	// Turnoff timer	}.	· · ·
INTCONDITS.TMR0IF = = 0;	// Clear the Timre0 flag		
} '		Q.7 Write a C18 progra	im to generate frequency of 250 Hz on all
		PORTD lines continuous	sly using Timer 0, 16 bit and no presclar.
Q.6 Write a C18 program	to generate square wave of 50 Hz	Ans. : For 250 Hz freque	ency. Total time $T = 1/250$ Hz $= 0.004$ s i.e.
continuously using timer 0, 1	6 bit and no prescaler.	$T_{on} = T_{off} = 0.002 \text{ s}$	
Ans.: Square wave has 50 %	duty cycle i.e equal on and off period	01 -011 0.002 3	
1. For 50 Hz frequency, Total	time T = $1/50$ Hz = 20 ms	Calculation of TMR0H a	nd TMR0L values
:. T _ T _ 10		1. Assume that Cryst	al frequency = 10 MHz
$1e^{-1} = 1 e^{-1} = 10 ms$	· · · ·		an med acutely to think

DECODE

i.e. $T_{on} = T_{off} = 10 \text{ ms}$

DECODE

A Guide for Engineering Students

Aicrocontroller 5 - 12	Peripheral Support in PIC 18FXXXX	Microcontroller
2. Internal time delay = $4/(10*10)$	$^{6}) = 0.4 \ \mu s$	2. Intern
3. $N = 0.002/0.4 \ \mu s = 5000$		3. $N = 0$
4. 5000/20 = 250		4. Coun
5. Count = $65536-250 = (65286)$	10	5. Hex v
6 Hex value to be loaded $=$ (FF)	06)	6. Load
7 Load TMR0H = FFH and TM	ROI = 06H	7. T0C0
<pre>#include <p18fxxxx.h> void T0Delav(void);</p18fxxxx.h></pre>		Q.8 Write
void main(void)		PORTC.2 c
{		Ans. : For
Unsigned char x;		i.e. $T_{on} = T_{o}$
TRISD=0; // cc	onfigure Port D as output	R/W-0
PORTD=0x55;		TICON
While(1)	· · · · · ·	
{		1. Calculat
$PORTD = \sim PORTD; // To$	oggkle all bits of port D	1 Assu
For(x=0; x<20; x++)		2 Inter
TUDelay ();		2. mten
}		3. N-
}		4. Cour
void TODelav ()		5. Hex
{	· · · · ·	6. Load
TOCON=0x08:	// Timer0, 16 bit, no prescaler	2. Program
TMR0H=0xFF;	// Load Higher byte in TMR0H	#include <f< td=""></f<>
TMROL = 0x06;	// Load Lower byte to TMR0L	void T1Delay
T0CONbits.TMR0ON=1;	// Start the timer for upcount	#define myr
while(INTCONbits.TMR0IF==0);	// Check for overflow	void main (v
T0CONbits.TMR0ON=0;	// Turnoff timer	TRIS
INTCONbits.TMR0IF = = 0;	// clear the Timre0 flag	While
}		ť
Note : If same program require to run wi and TMR0L are	th 1:4 prescaler then value for TMR0H	myk T1D
1. Assume that crystal frequency	y = 10 MHz	}

2. Internal time delay = $4*4/(10*106) = 1.6 \ \mu s$
3. $N = 0.002/1.6 \ \mu s = 1250$
4. Count = $65536 - 1250 = (64286)_{10}$
5. Here value to be loaded = $(EB1E)$.
5. Hex value to be toaded $-(FBIE)_{16}$
6. Load TMR0H = FB H and TMR0L = $1EH$
7. $T0CON = 01$
2.6 write a C18 program to generate frequency of 2500 Hz on all PORTC.2 continuously using timer 1, 16 bit and no prescalar.
Ans : For 2500 Hz frequency Total time $T = 1/2500$ Hz = 400 us
i.e. $T_{av} = T_{av} = 200 \ \mu s$
R/W-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
TICON BDIA TIBLIN TICKPST TICKESS TICSCEN TISYN THBISC THETON
1. Calculation of TMR1H and TMR1L values,
1. Assume that crystal frequency = 10 MHz
2. Internal time delay = $4/(10*10^{\circ}) = 0.4 \ \mu s$
3. $N = 200/0.4 \ \mu s = 500$
4. Count = $65536 - 550 = (65036)_{10}$
5. Hex value to be loaded = $(FE \ 1C)_{16}$
6. Load TMR1H = FF H and TMR1L = 06 H
2. Program :
#include <p18fxxxx.h></p18fxxxx.h>
void T1Delay(void);
#define mybit PORTCbits.RC2
TRISCbits.TRISC2=0:
While(1)
ί
mybit ^ =1
T1Delay ();
2
A Guide for Engineering Students

,

5 - 13

¢

Peripheral Support in PIC 18FXXXX

.

DECODE

A Guide for Engineering Students

1

- fi

Ι

Microcontone: <u>3-14</u> relipheral Support in FIC 1077777	Microcontroller 5 - 15 Peripheral Support in PIC 18FXXXX
} /oid T1Delay ()	Q.10 Draw and explain the interrupt structure of PIC18FXXX, what are peripheral Interrupts, IVT and ISR.
	SPPU : Mav-22, Nov16, Marks 81
T1CON=0x00; // Timer1, 16 bit, no prescaler	Ans. : Interrupt structure of PIC
TMR1H=0xFE; // load Higher byte in TMR1H TMR1L=0x06; // Load Lower byte to TMR1L T1CONbits.TMR1ON=1; // Start the timer for upcount while(PIR1bits.TMR1IF==0); // Check for overflow	• An interrupt is a communication process to provide services to different internal and external devices by executing ISR (Interrupt Service Routine).
T1CONbits.TMR1ON=0; // Turn off timer	o A device
	• Requests the MPU to stop processing
.9 Using pre scaler and post scaler, find the largest time delay	o Internal or external
at can be generated using timer 2.	• The MDI I
ns. : Time delay using timer-2:	
U-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	• Acknowledges the request
ON T20UTPS3 T20UTPS3 T20UTPS3 T20UTPS3 TMR20N T2"KPS1 T2CKPS0	• Attends to the request
	 Goes back to processing where it was interrupted.
clude <p18fxxxx.h> 1 T1Delay(void); efine mybit PORTCbits.RC2 1 main (void) TBISChite TBISC2=0;</p18fxxxx.h>	• Interrupts are events that cause your program to stop what it is doing in order to run an Interrupt Service Routine which will handle the event by taking whatever action is required before finally returning control to your main program.
T2CON=0X7B; // Timer 2, prescale=post=16 TMR2=0X00;	• PIC18 has two vectors : High priority Interrupt (0008 H) and Low priority (0018H)
While(1) { PR2=255; // Load PR2 for highest value	• Interrupts require special functions to service the events that cause them.
T2CONbits.TMR2ON=1; // Start the timer While(PIR1bits.TMR2IF==0); // Check for Timer 2 flag mybit=~mybit; // Toggle the bits	Types of Interrupts The classification of interrupts in general is shown in Fig. Q.10.1.
T2CONbits.TMR2ON=0; // Turn off timer	PIC18 Interrupt Sources
PIR1bits.TMR2IF==0; // Clear the Time 1 flag	Interrupt Sources
}	• 3 or 4 External Interrupts (INT0-INT3)
	o Edge triggered

• Rising or falling selected in INTCON2 register.

DECODE

DECODE

1 : ۲ د

,

.

.

· ,

τ

Peripheral Support in PIC 18FXXXX

Interrupts Hardware Software Non-Maskable Maskable External Internal sources sources Fig. Q.10.1 Interrupt types • PORTB interrupt on change (RB4 - RB7) Timer rollover/overflow events Comparator output change • • A/D conversion complete Communication channel events • Other peripheral events. Interrupt Structure : The general block schematic of Interrupt structure is shown in Fig. Q.10.2. Replicated for all other maskable interrupts Other maskable Global Interrupt Enable interrupts Interrupt X Enable* Interrupt X S Ω interrupt Interrupt (Reset by CPL inputs to flag or program) CPU Non-maskable interrupt * bits in a Special Function Register

5-16

Peripheral Support in PIC 18FXXXX

Fig. Q.10.2 General interrupt structure

DECODE

Microcont roller

A Guide for Engineering Students

According to the block schematic, the interrupt may occur due to reset by CPU or any other program execution used by different peripherals. The external interrupt on PORTB Lines (INT0-3) may be of high propriety and interrupts due to internal functions and peripherals are of low priority. When the CPU is interrupted either by external or internal interrupt, it sets the flag or theses interrupts are enabled by use of control registers. These interrupts are maskable interrupts. The vectored, internal or external interrupts causes the reset and all are enabled by use of Global interrupt enable bit in INCON0 control registers.

5-17

Q.11 Draw and explain INTCON register used in Interrupt of the PIC18F4550.

Ans. : INTCON register

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF
bit 7							bit 0

• Bit 7 GIE/GIEH : Global Interrupt Enable bit,

When IPEN = 0:

1 = Enables all unmasked interrupts

0 =Disables all interrupts

When IPEN = 1:

1 = Enables all high priority interrupts

0 =Disables all high priority interrupts

• Bit 6 PEIE/GIEL : Peripheral Interrupt Enable bit When IPEN = 0 :

1 = Enables all unmasked peripheral interrupts

licrocontroller 5 - 18 Peripheral Support in PIC 18FXXXX	Microcontroner 5 - 19 Peripheral Support in PIC 18FXXXX
0 = Disables all peripheral interrupts	Q.12 Draw and explain PIR1 register used in Interrupt of the PIC18F4550.
When $IPEN = 1$:	Ans. : PIR Registers
1 = Enables all low priority peripheral interrupts	The PIR registers contain the individual flag bits for the peripheral
0 = Disables all low priority peripheral interrupts	interrupts. Due to the number of peripheral interrupt sources, there are
• Bit 5 TMR0IE : TMR0 Overflow Interrupt Enable bit	two relipiteral interrupt riag Registers (rik1, rik2).
1 = Enables the TMR0 overflow interrupt	PIR1 : PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1
0 = Disables the TMR0 overflow interrupt	R/W-0 R/W-0 R-0 R/W-0 R/W-0 R/W-0 PSPIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF
• Bit 4 INTOIE : INTO External Interrupt Enable bit	bit 7 bit 0
1 = Enables the INT0 external interrupt	• Bit 7 PSPIF(1) : Parallel slave port read/write interrupt flag bit
0 = Disables the INT0 external interrupt	1 = A read or a write operation has taken place
• Bit 3 RBIE : RB Port Change Interrupt Enable bit	0 = No read or write has occurred
1 = Enables the RB port change interrupt	• Bit 6 ADIF : A/D converter interrupt flag bit
0 = D is ables the RB port change interrupt	1 = An A/D conversion completed
	(must be cleared in software)
• Bit 2 TMR0IF : TMR0 Overflow Interrupt Flag bit	0 = The A/D conversion is not complete
1 = TMR0 register has overflowed (must be cleared in software)	• Bit 5 RCIF : USART receive interrupt flag bit
0 = TMR0 register did not overflow	1 = The USART receive buffer, RCREG, is full
Bit 1 INTOIE · INTO External Interrupt Flag bit	(cleared when RCREG is read)
1 = The INITO external interrupt coopured	0 = Ine USART receive buffer is empty a Bit 4 TVIE : USART transmit interrupt flag hit
	• DIT 4 TAIF . USART transmit miterrupt hag on
(must be cleared in software)	(cleared when TXREG is written)
0 = The INT0 external interrupt did not occur	0 = The USART transmit buffer is full
Bit 0 RBIF : RB Port Change Interrupt Flag bit	Bit 3 SSPIF : Master synchronous serial port interrupt flag bit
1 = At least one of the RB7:RB4 pins changed state	1 = The transmission/recention is complete
(must be cleared in software)	(must be cleared in software)
0 = None of the RB7:RB4 pins have changed state	(

DECODE

Peripheral Support in PIC 18FXXXX

1

0 = Waiting to transmit/receive

. 5 - 20

• Bit 2 CCP1IF : CCP1 interrupt flag bit

Capture mode :

1 = A TMR1 register capture occurred

(must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode :

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

PWM mode :

Unused in this mode

• Bit 1 TMR2IF : TMR2 to PR2 Match interrupt flag bit

1 = TMR2 to PR2 match occurred

(must be cleared in software)

- 0 = No TMR2 to PR2 match occurred
- Bit 0 TMR1IF : TMR1 Overflow Interrupt Flag bit
 - 1 = TMR1 register overflowed (must be cleared in software)
 - 0 = MR1 register did not overflow

Q.13 Draw and explain the legacy and priority mode of PIC interrupts. [SPPU: May-18, Marks 8] Ans.: The PIC microcontroller has the two types of interrupts as High priority and low priority depending on the internal and external sources.

Microcontroller 5 - 21 Peripheral Support in PIC 18FXXXX

Interrupt structure (legacy mode) (internal operations)

- 1. Operates on the internal operations as reset (MCLR), data (RB7) and clock (RB6) signals. MCLR is used for device reset and RB6 for serial clock, RB7 for serial data.
- 2. Even when the dedicated port is enabled, the ICSP functions remain available through the legacy port. When VIHH is seen on the MCLR/VPP/RE3 pin, the state of the ICRST/ICVPP pin is ignored.
- 3. The ICPRT Configuration bit can only be programmed through the default ICSP port (MCLR/RB6/RB7).
- 4. The power-managed Sleep mode in the PIC18F2455/2550/4455/4550 devices is identical to the legacy Sleep mode offered in all other PIC devices.

Fig. Q.13.1 shows interrupt structure in legacy mode.



Fig. Q.13.1 Interrupt structure (legacy mode)

The CPU is interrupted by either by use of software interrupt as timer 0 enabled by T0CON register of any other core interrupts. The other sources used TIMER1 in CCP modes will be enabled by TMR1IE bit of T1CON register. Also the other internal peripherals such as ADC,

DECODE

A Guide for Engineering Students

DECODE

Mi	cro	coi	Itro	oll	er

DECODE

Peripheral Support in PIC 18FXXXX

USART and so on. These interrupt requires the authentication and will be enabled by uses of PEIE bit in INTON0. The CPU is interrupted only when GIE bit of INCON0 is set either for low priority.

5 - 22

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE/GIEH	PEIE/GIEL	TMR0E	INTOE	RBIE	TMR0IF	INT0IF	RBIF	
bit 7		A					bit 0	

Interrupt structure (Priority mode) (External operation)

The PIC18FXX2 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will over-ride any low priority interrupts that may be in progress. The general block diagram of Priority mode is shown in Fig. 0.13.2.



Fig. Q.13.2 Interrupt structure (priority mode)

A Guide for Engineering Students

Microcontroller

Peripheral Support in PIC 18FXXXX

• Each interrupt source, except INTO, has three bits to control its operation. The functions of these bits are :

5 - 23

- 1. Flag bit to indicate that an interrupt event occurred.
- 2. Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set.
- 3. Priority bit to select high priority or low priority.

Interrupt handling steps :

- The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally.
- Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared.
- When the interrupt flag enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level.
- Individual interrupts can be disabled through their corresponding enable bits.
- When the processor receives the interrupt request, it completes the current instruction before jumping to the interrupt vector. Instruction execution in the PIC microcontroller can be one or two cycles long and when added to the two-instruction delay for calling the interrupt handler, the total delay (which is known as interrupt latency) is three or four instruction cycles.

Q.14 Write note on PORTB interrupt on Change.

Ans. : PORTB Interrupt-on-Change

• An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

DECODE

Peripheral Support in PIC 18FXXXX

• External interrupts on the RB0/AN12/INT0/FLT0/SDI/SDA, RB1/AN10/INT1/SCK/SCL and RB2/AN8/INT2/VMO pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before reenabling the interrupt.

5 - 24

- All external interrupts (INT0, INT1 and INT2) can wake-up the processor from the power-managed modes if bit, INTxIE, was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.
- Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

Q.15 Write an embedded C program to generate the delay of 100 ms using Timer Interrupt Program for Fosc = 48 MHz.

Ans.:

Step1 : CALCULATIONS of Delay (use Tmer 0, 16 bit mode)

```
* required delay = 100ms
```

* TMR value = 0xFFFF - [(required time)/(4*Tosc*Prescaler)]

```
= 0xFFFF - [(0.1*4800000)/(4*256)]
```

```
= 0 \mathbf{x} \mathbf{F} \mathbf{F} \mathbf{F} \mathbf{F} - 0 \mathbf{x} \mathbf{1} \mathbf{2} \mathbf{4} \mathbf{F}
```

- * TMR0 = 0 xEDB0
- * TMRH = $0 \times ED$
- * TMRL = $0 \times B0$

or

Note : SFRS used - No need in the exam.

DECODE

Microcontroller			·	5 - 25	5 Peripheral Support in PIC 18FXXXX				
R	CON Re	gister				•.			
	IPEN	SBOREN		RI	TO	PD PC	R B	<u>DR</u>	
IN	TCON								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
Ċ	IE/GIEH	PEIE/GIEL	TMROLE	INT01E	RBIE	TMR0IF	INTOIF	RBIF	
T	CON :	Timer 0 co	ontrol re	gister-8	bit	1			
		B7 B	6 B5	B4	B3	B2	B1	BO	
		TMROON TO	BIT TOC	S TOSE	E PSA	T0282	TOPS1	TOPSO	
1 = Enables Timer0Prescaler select bits $0 = Stops Timer0$ Clock source $1 = TOCK1$ $111 = 1:256$ $1 = 3 - bit Timer/Counter$ $0 = instruction$ $0 = 16 - bit Timer/Counter$ $1 = Falling edge$ $1 = Falling edge$ $0 = Prescaler Assigned$									
	rogram	•		•					
vc {	oid main(TRISB =	void) 0x00;		// Por	t B as ou	tput		· .	
	LATB = RCONbi	0xFF; ts.IPEN = 1	; ·	// Prie	ority Enal	ble			
	INTCON INTCON INTCON	lbits.GIEH = lbits.GIEL = lbits.TMR0I	= 1; = 1; E = 1;	// Hiç // Ena // Ena	gh priority able Low able Time	y Interrup priority ir er 0 interru	t hterrupts lpts		
	INTCON	bits.TMR0I 2bits.TMR0	$\mathbf{F} = 0;$ $\mathbf{P} = 0;$	// Dis // Dis	able Tim able Tier	er flag 0 Priority	- 		
	TOCON	= 0x07;		// Sto //Use	op the ti system o	mer, Run clock,Use	in 16-bi a 1:256 p	t 1node, rescaler	
	TMROH TMROL	= 0xED; = 0xB0;		// Loa	ad Timer	•		÷	
	TOCONE while(1)	bits.TMR001	N = 1;	// Sta	rt the tim	ler	•		
6	ECODE				A	Guide for E	neineerin	z Students	

Microcontroller	5 - 26	Peripheral Support in PIC 18FXXXX
}		
void interrupt low_priority tim	erinterrupt	(void)
{		· · · · · · · · · · · · · · · · · · ·
if(TMROIF = = 1)//If timer () interrupt f	flag is set
· {	·	N (1997)
TOCONbits.TMR0ON =	0; // Stop	o the timer
INTCONbits.TMR0IF =	0;	
TMROH = 0xED;		•
TMROL = 0xB0;		
LATB = -LATB;		
T0CONbits.TMR0ON =	1; // Star	t the timer

Q.16 Explain the concept of CCP module with CCPX Control register in detail.

Ans. : Capture, Compare and PWM (CCP) Modules :

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit Capture register, as a 16-bit Compare register or as a PWM Master/Slave Duty Cycle register.

- Capture, Compare and Pulse Width Modulation (PWM) module is associated with a control register (CCPxCON) and a data register (CCPRx).
- The data register in turn consists of two 8-bit register : CCPRxL and CCPRxH.
- The CCP modules utilize Timers 1, 2, 3, or 4, depending on the module selected.
- CCPR1H (high) and CCPR1L (low)
- 16-bit Capture register
- 16-bit Compare register
- Duty-cycle PWM register
- Timer 1 used as clock for Capture and Compare

Microcontroller

Peripheral Support in PIC 18FXXXX

- Timer 2 used as clock for PWM
- The assignment of a particular timer to a module is determined by the bit 6 and bit 3 of the T3CON register
- Following table shows the assignment of timers for CCP modes

5 - 27

	Mode	Inner Re	source
		· · · · · · · · · · · · · · · · · · ·	
Сартт	re T	imer I or	Timer 3
e ub ur			

Coma	nra T	Vimer 1 or	Timer 2
Comp	ai 🗸 🕺 I	HIGH I UL	1111101 0
			Contraction and and
10337 <i>/</i> 34		·····	
E W IVI	L	LITIET Z	

CCPxCON register

· .	7.	6	5	4	3	2	-1	0
	-	-	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
			•	0	Δ	Δ	Δ	٥

value after 0 0 0 0 0 0 0 0 0 reset

DCxB1 : DCxB0 : PWM duty cycle bit 1 and bit 0 for CCP module x

Capture mode : unused

Compare mode : unused

 $\ensuremath{\text{PWM}}$ mode : These two bits are the LSB's (bit 1 and bit 0) of the 10-bit PWM duty cycle.

CCPxM3 : CCPxM0 : CCP module x mode select bits

0000 = Capture/compare/PWM disabled (resets CCPx module)

0001 = Reserved

- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge



Microcontroller	5 - 28

Peripheral Support in PIC 18FXXXX

- 0111 = Capture mode, every 16^{th} rising edge
- 1000 = Compare mode, initialize CCP pin low, on compare match force CCP pin high (CCPxIF bit is set)
- 1001 = Compare mode, initialize CCP pin high, on compare match force CCP pin low (CCPxIF bit is set)
- 1010 = Compare mode, generate software interrupt on compare match (CCP pin unaffected, CCPxIF bit is set).
- 1011 = Compare mode, trigger special event (CCPxIF bit is set)
- For CCP1 and CCP2 : Timer 1 or Timer 3 is reset on event
- For all other modules : CCPx pin is unaffected and is configured as an I/O port.
 - 11xx = PWM mode
- Q.17 Explain in detail with block schematic capture mode of CCP module. [SPPU: Dec-17, Marks 8, Nov-16, Marks 6] Ans.: CCP in the capture mode
- CCPR1 captures the 16-bit value of Timer 1 : When an event occurs on pin RC2/CCP1.
- Interrupt request flag bit CCP1IF is set : Must be cleared for the next operation
- To capture an event
 - o Set up pin RC2/CCP1 of PORTC as the input
 - o Initialize Timer 1 : T1CON register
 - o Initialize CCP1 : CCP1CON register
- The PIC18 event can be one of the following :
 - 1. Every falling edge
 - 2. Every rising edge

DECODE

A Guide for Engineering Students

- Microcontroller 5 . 29 Peripheral Support in PIC 18FXXXX
 - 3. Every 4th rising edge
 - 4. Every 16th rising edge

The block diagram of CCP in capture mode is shown in Fig. Q.17.1



Fig. Q.17.1 Capture mode

- When a capture is made, the interrupt flag bit, CCPxIF is set. [PIR1 register]
- The CCPxIF flag must be cleared by software.
- In capture mode, the CCPx pin must be configured for input.
- The timer to be used with the capture mode must be running in timer mode or synchronous counter mode.
- To prevent false interrupt, the user must disable the CCP module when switching pre-scaler.
- The contents of TMR3H : TMR3L OR TMR1H : TMR1L are loaded into CCPRX register.
- PIR1 register

B7	B7 B6 B5		B4 B3		B2	B1 ,	. B 0
PSPIF ⁽¹⁾	ADIF	RC1F	TXIF	SSPIF	CCPIIF	TMR21F	TMRIIF
Sec		······		Sycond were shown and a second			

Peripheral Support in PIC 18FXXXX

Q.18 Explain the compare mode of PIC in details

[SPPU: May -18, Marks 8, Nov.-16, Marks 6]

Ans. : CCP in compare mode

• In compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin is :

5 - 30

- 1. Driven high
- 2. Driven low
- 3. Toggle output
- 4. Remains unchanged [Interrupt flag bit CCP1IF is set].
- The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit CCP1IF (CCP2IF) is set.
- Fig. Q.18.1 shows block diagram of CCP in compare mode.

To set up CCP1 in compare mode

- 1. Set up pin RC2/CCP1 of PORTC as output
- 2. Initialize timer 1 or 3 and CCP1
- 3. Stores the sum in the CCPRxH : CCPRxL register pair : Clear the flag CCP1IF.

Special Event Trigger

• The CCP1 and CCP2 modules can also generate this event to reset TMR1 or TMR3 depending on which timer is the base timer. The basic difference between capture and compare mode is that, in capture mode event is detected and then according to the flag contents of timer 1 or 3, is transferred to CCPRx register. But in compare mode the contents of timer 1 or 3 are compared with CCPRx register and when match found flag is raised to detect the event on CCPx pin.



Fig. Q.18.1 CCP compare mode

Q.19 Explain in detail with block schematic PWM mode in CCP module. [SPPU : May-17, Nov.-15, Marks 8]

Ans. : PWM mode

- CCP in PWM mode uses the tmer 2 to generate a pulse wave form for a given frequency/duty cycle. Duty cycle is the key performance measurement factor. It uses the CCPRx and PR2 register. PR2 is an 8-bit period register (PR2) whose value remains fixed. TMR2 increments from 00 to the value equal to PR2, TMR2IF flag from PIR1 reg. is raised and TMR2 reset to 00.The clock source for TMR2 is Fosc/4 for both prescaler and postscaler options. Fig. Q.19.1 shows block diagram for PWM mode. (Refer Q.19.1 on next page)
- To begin with the PWM mode the CCFx CON < 0:3> bits are set to 11XX and Pin RC2/CCP1 of PORTC is set high. The required duty cycle is obtained using CCPxCON<4:5> bits according to the waveforms shown in Fig. Q.19.2. (Refer Q.19.2 on next page)

Sicosi



• The PWM mode uses timer 2 whose value is compared with the period register PR2 when match is found sets the FF and PWM wave is obtained on RC2 pin. At the same time it is set by match with contents of CCPR1 register. The PWM mode uses different SFRs as CCPxCON, T2CON, PIR1 and TMR2 is cleared CCPRxL. The configuration of PWM mode follows the following steps.

A Guide for Engineering Students

DECODE

Microcontroller

Peripheral Support in PIC 18FXXXX

Step 1 : Calculation of PR2 = [Tpwm / * 4 * TOSC * N] -1

5 - 33

N = Presale factor 2.4, 16 (if not mentioned by default 16 and TOSC=0.1 µs]. Choose Pre scaler [TMR2PRE] to ensure that PR2 is in the range of 0 to 255 for the desired PWM frequency.

Step 2 : Calculating the CCPRL1 value (Lower 8 bits) = % D * PR2 Step 3 : PWM duty cycle = (CCPRxL:CCPxCON<5:4>) * TOSC * N DCpwm = %DC*Twpm = Desired PWM Duty Cycle (time, not %) **Step 4 :** CCPxCON<5:4> for duty cycle bits to be set in CCPxCON register

Bits	% Duty cycle
0.0	0
01	25
10	50 75

Q.20 Write an embedded C program for 2.5 kHz and 75 % duty cycle PWM generation with N = 4

[SPPU : Dec-18, Marks 8, Dec-17, Marks 8]

Ans.: PWM Generation

Assume that Fosc = 10 MHz

Step 1: Find value of PR2

 $R2 = [fosc/fpwm^{*}4^{*}N] - 1 = [10 MHz/2.5 kHz^{*}4^{*}4] - 1 = 249;$ Step 2 : Find Value of CCPR1L

CCPRxL= PR2*DC= 249*0.75= 186.75~186;

Microcontroller			5 - 34	Peripheral Support in PIC 18FXXXX			
B7	B6	B5	B4	B3	B2	Bi	BO
	TOUTPS3	TOUTPS2 T	OUTPS1	TOUTPSO	TMR2ON	12CKPS	T2CKPS0
		Postscaler se	lect bits			Prescale	r select bits
				-		· ·	ļ
· .		1111 = 1 1110 = 1	1:16 1:15	1 = 0 =	Enables tim Disables tin	er ier	1X = 1:16 01 = 1:4 00 = 1:1
		0001 = 0000 =	1: 2 1:1		,		

Step 3 : Set the TMR2 pre-scaler value, then enable TMR2 by writing to T2CON

T2CON=0x01;(pre-scaler = 4 00-1:1, 01-1:4; and 1X-1:16) 00000001

Step 4 : Configure the CCPx module for PWM mode set DC1B2 and DC1B1 for decimal portion of the duty cycle.

CCP1CON=0x3C;(CCPxCON<5:4>=11 for 75% DC&11XX--PWM)

87	B6	B5	B4	83	B2	B1	BO		
		DCx81	DCx80	COPXM3	COPxM2	CCPxM1	CCPxMo		
		PWM Bi	t & bit 0	•	Mode s	elect bit			
E7	86	B5	B4	B3	B2	B1	80		
PSPIP ^(T)	ADIF	RCIF	TXIF	SSPIF	OCP11F	TMR21F	TMR1IF		
Program	1:						······)		
#include	<p18f45< td=""><td>8.h></td><td></td><td></td><td></td><td></td><td></td></p18f45<>	8.h>							
Void mair	ı (void)								
{							· · .		
CCP1CON	1= 0;		//clear the Reg						
PR2=249;	;	1.1	// load the PR2 value						
CCPR1L=	186;		// 10% DC						
TRISCbits	s.TRISC2=	=0;	// make PWM pin output						
T2CON=0	0 x 01;		// Timer 2, 4 prescalar, no post scalar						
CCP1CON	V=0x3C;		// PWM mode 11 for DC1B1:DC1B0 for						
			// 75%	duty cycl	e				
TMR2=0;			// Clea	r timer 2					
T2CONbits.TIMER2ON=1;			// START TIMER 2						
While (1)									
{			// Che	ck for the	timer flac	1			
	,								

Microcontroller	5 - 35 Peripheral Support in PIC 18FXXXX
PIR1bits.TMR2IF=0;	// clear timer 2 flag.
While (PIR1bits.TMR2IF==0);	//wait for end of period
}	
Q.21 Write an embedded (PWM generation. Ans. : PWM Generation	program for 1 kHz and 10 % duty cycle SPPU : May-22, Marks 8, May-15, 16, Marks 8]
Assume that Fosc = 10 MH	z, If presclar is not given then $N = 16$
Step 1 : Find value of PR2	
PR2 = [fosc/fnwm*4*N]]_1= [10 MHz /1 kHz * 4 * 16] _1 =156
$1 \times 2 = [1000/10 \times 10^{-4}]$	$J^{-1} = [10 M 12/1 M 12 + 10] = 1 = 150,$
Step 2 : Find value of CCP	
CCPRxL = PR2*DC = 1	155*0.1=15.6~16;
Step 3 : Set the TMR2 writing to T2CON	pre-scaler value, then enable TMR2 by
$T_{2CON} = 0x02$; (pre-scale)	=16 00- 1:1.01-1:4:
and 1X-1:16)00	00001x
Stop A Configure the CC	Dy module for DWM mode set DC1D2 and
DC1B1 for decimal portion	of the duty cycle
CCD1CON = 0.000 (CCD)	$\frac{1}{2} = \frac{1}{2} = \frac{1}$
CCPICON = 0x0C; (CCPx)	CON<5:4> = 00 for 10% DC
and 11XX-PW	'M)
Program :	
#include <p18f458.h></p18f458.h>	
Void main (void)	
{ . ·	
CCP1CON=0;	// clear the Reg
PR2=155;	// load the PR2 value
CCPR1L=16;	// 10 % DC
TRISCbits.TRISC2=0;	// make PWM pin output
T2CON = 0x02;	// Timer2, 16 prescalar, no post scalar
CCP1CON=0x0C;	// PWM mode 00 for DC1B1:DC1BO for
· · · · · · · · · · · · · · · · · · ·	// 10 % duty cycle
TMR2=0;	// Clear timer2
T2CONbits.TIMER2ON=1;	// START TIMER2

// Check for the timer flag

(DECODE)

A Guide for Engineering Students

DECODE

{

5-36 Peripheral Support in PIC 18FXXXX

PIR1bits.TMR2IF=0; While (PIR1bits.TMR2IF==0);

// clear timer2 flag. //wait for end of period

Q.22 Explain various techniques to interface the DC motor for speed control with PIC controller.

Ans.: Speed control of DC motor

PWM (Pulse Width Modulation) :

- The speed of the motor depends on three factors; load, voltage and current. For a given fixed load we can maintain a steady speed by using a method called **Pulse Width Modulation (PWM)**. By changing the width of the pulse applied to the DC motor we can increase or decrease the amount of power provided to the motor, thereby increasing or decreasing the speed.
- Pulse-Width Modulation (PWM) or duty-cycle variation methods are commonly used in speed control of DC motors. The duty cycle is defined as the percentage of digital 'high' to digital 'low' plus digital 'high' pulse-width during a PWM period. Fig. Q.22.1 shows the 5 V pulses with 0 % through 50 % duty cycle.



Fig. Q.22.1 Pulses with 0 % through 50 % duty cycle

• The average DC voltage value for 0 % duty cycle is zero; with 25 % duty cycle the average value is 1.25 V (25 % of 5 V). With 50 % duty cycle the average value is 2.5 V and if the duty cycle is 75 %, the average voltage is 3.75 V and so on. The maximum duty cycle can be 100 %, which is equivalent to a DC waveform. Thus by varying the pulse-width, we can vary the average voltage across a DC motor and hence its speed. The speed of DC motor can be controlled using variety of methods as shown in Fig. Q.22.2 to Fig. Q.22.4, out of which H-bridge is mostly preferred.



5-37

• Fig. Q.22.3 Low value register to control the speed



DECODE

ないないの時代は

A Guide for Engineering Students

.

Microcontroller

Peripheral Support in PIC 18FXXXX



Fig. Q.22.4 H-bridge control

• In this application a fairly complex control application is used which allows forward and reverse, as well as speed control, of a dc motor using the full H-bridge circuit as shown in Fig. Q.22.4.

Q.23 Explain various steps used in PWM control of DC motor interfaced with PIC using H bridge

Ans.: Setup for PWM DC motor control

- The following steps should be taken when configuring the CCP module for PWM operation :
 - 1. Set the PWM period by writing to the PR2 register.
 - 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
 - 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
 - 4. Set the TMR2 prescale value and enable timer 2 by writing to T2CON.
 - 5. Configure the CCP1 module for PWM operation

Microcontroller

Peripheral Support in PIC 18FXXXX

• Usually H-bridge is preferred way of interfacing a DC motor. These days many IC manufacturers have H-bridge motor drivers available in the market like L293D is most used H-Pridge driver IC. H-bridge can also be made with the help of transistors and MOSFETs etc. rather of being cheap, they only increase the size of the design board, which is sometimes not required so using a small 16 pin IC is preferred for this purpose.

5 - 39

Working theory of H-bridge :

DECODE

• The name "H-bridge" is derived from the actual shape of the switching circuit which controls the motion of the motor. It is also known as "full bridge". Basically there are four switching elements in the H-bridge as shown in the Fig. Q.23.1.



Fig. Q.23.1 H bridge PWM speed control

• As can seen in the Fig. Q.23.1. there are four switching elements named as "high side left", "high side right", "low side right", "low side left". When these switches are turned on in pairs, motor changes its direction accordingly. Like, if we switch on high side left and Low side right then motor rotate in forward direction, as current flows from power supply through the motor coil goes to ground via switch low side right. When you switch on low side left

DECODE

A Guide for Engineering Students

Peripheral Support in PIC 18FXXXX

and high side right, the current flows in opposite direction and motor rotates in backward direction. This is the basic working of H-bridge.

5 - 40

Uses the PWM mode to control the speed

• Uses the timer 2 with increased frequency either internal or external. The transistorized speed control is shown in Fig. Q.23.2.



Fig. Q.23.2 PWM speed control

Q.24 Draw an interfacing diagram to interface the DC motor with PIC 18FXXX for speed control using PWM, Also write an embedded C program for increasing and decreasing speed with interrupt using key. [SPPU : May-15, Marks 8]

Ans. : Interfacing of DC motor with PIC

The interfacing diagram of DC motor with speed control using PWM mode of CCP is shown in Fig Q.24.1.

Program:

Assume that Fosc = 10 MHz, Use presclar N = 4, Duty cycle = 10% PWM frequency = 2.5 kHz

*/

Step 1 : Find value of PR2

PR2= [fosc/fpwm*4*N] - 1= [10 MHz/2.5 kHz*4*4] - 1= 249 or

DECODE

A Guide for Engineering Students



CCPRxL= PR2*DC= 249*0.1= 24.9=24 or 0x18

Step 3: Set the TMR2 pre-scaler value, then enable TMR2 by

writing to T2CON

T2CON = 0x01; (pre-scaler= 00- 1:1, 01- 1:4;

and 1X-1:16)] 0000001x

Step 4: Configure the CCPx module for PWM mode set DC1B2 and

DC1B1 for decimal portion of the duty cycle.

CCP1CON=0x0C; (CCPxCON<5:4>=00 for 10% DC and

11XX-- PWM)

*/ • •

#include<p18f4550.h>
unsigned char count=0;
bit TIMER,SPEED_UP;

Microcontroller	5 - 42 Peripheral Support in PIC 18FXXXX	
void interrupt timer interrupt(v	void)	INTEDG1 = 0; //Interrupt on falling edge
if (INT1İF)	// If the external interrupt flag is 1	TMR2ON = 1; //Timer 2 ON
do		while (1); //Loop forever
(ואיתווד – ۵۰		}
if(SPEED IIP)	// Reset the external interrupt liag	
{		Q.25 Draw and explain the block schematic of ADC in PIC
if(count < 8)		18FXXXX with features
{ count++;		SPPU : May-22, Marks 9, Dec17,18, Marks 8] Ans. : Features of ADC in PIC 18F4550
CCPR1L = 0x18 + (cc)	ount * 25); //Increment duty cycle	• It has 10 bit ADC (Resolution - 10 bit)
<pre> } else SPEED UP = 0; </pre>		• The ADC module can 12 channels associated with port A,E,B
}		• The converted binary output data is held in two registers ADRESI
else		and ADRESH
if(count > 0)		 Vdd can be used as source for Vref or connecting to externa device source
	•	The conversion time is desided by Foss connet be shorter that
CCPR1L = 0x18 + (cc	ount * 25); //Decrement duty cycle	• The conversion time is decided by Pose- cannot be shorter that 1.6 ms (40 MHz)
} else SPEED UP = 1:		• It allows the differentiation of Vref + and Vref –
}		 All the features are programmed by ADCON0, ADCON1 and ADCON2
} void main(void) {		• The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.
TRISBbits TRISB1 = 1;	// interrupt pin as input	• The A/D module has five registers.
TRISCbits.TRISC2 = 0;	//CCP1 pin as output	A/D Result High Register (ADRESH)
CCP1CON = 0b00001100; CCPR1L = 0x18;	//Select PWM mode //Duty cycle 10 %	A/D Result Low Register (ADRESL)
T2CON = 0b0000001;	//Prescalar = 4; timer 2 OFF	A/D Control Register 0 (ADCON0)
PR2 = 0xF9;	//Period Register	A/D Control Register 1 (ADCON1)
INT1IE = 1	//Fuchic outcomel internet INT	A/D Control Register 2 ($\Delta DCON2$)
	//Enable external interrupt INTI	

.'

ι

. .

÷

,

.

,

5

•

ļ

•

• The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

5 - 44

- The output of the sample and hold is the input into the converter, which generates the result via successive approximation.
- The functional diagram of ADC in PIC is as shown in Fig. Q.25.1



Fig. Q.25.1 ADC functional diagram

• A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

A Guide for Engineering Students

Microcontroller

Peripheral Support in PIC 18FXXXX

• Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.

5 - 45

- The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH / ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit, ADIF is set.
- Channels are selected by use of CHS2:CHS0 of DADCON0 register
- After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input.
- An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

Q.26 Explain various registers used by ADC in PIC 18FXXXX.

Ans. : Various registers of ADC:

1. ADCON0 : A/D control register 0

The ADCON0 register controls the operation of the A/D module. ADCON0 register is used to set the conversion time and select the channels. For power saving ADC feature is turned off when power up. And turned on with ADON bit when required. GO/DOWN bit is used for start and monitor the end of conversion.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		CHS3	CHS2	CHSI	CHS0	GO/DONE	ADON
bit 7		·					bit 0

ADC control register 0

DECODE

DECODE

Peripheral Support in PIC 18FXXXX

2. ADCON1 : A/D control register 1

The ADCON1 register, configures the functions of the port pins. It is used to set the reference voltages.

5 - 46

U -0	U-0	R/W-0	R/W-0	R/W-0 ⁽¹⁾	$\mathbf{R} \mathbf{W}^{(1)}$	R/W ⁽¹⁾	R/W ⁽¹⁾
—	-	VCFGI	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

ADC control register 1

3. ADCON2 : A/D control register 2

The ADCON2 register, configures the A/D clock source, programmed acquisition time and justification. After conversion data in the ADRESL and ADRESH is right or left justified by ADFM bit

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM		ACQT2	ACQTI	ACQT0	ADCS2	ADCS1	ADCS0
bit 7			-	•			bit 0

ADC control register 2

Block schematic of ADC in PIC 18F4550

• The analog reference voltage is software selectable to either the device's positive or negative supply voltage (VDD and VSS), or the voltage level on the RA3/AN3/ VREF+ pin and RA2/AN2/VREF - pin.

Q.27 Explain the block schematic of ADC result register in PIC 18FXXXX with features

Ains. : ADC result register

• The ADRESH : ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide.

Microcontroller

DECODE

Peripheral Support in PIC 18FXXXX

• The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D format select bit (ADFM) controls this justification.

5-47

- The operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.
- Result registers are shown in Fig. Q.27.1



Fig. Q.27.1 ADC result register

Q.28 Explain the use of PIC ADC to interface the temp sensor for measuring temperature of room and display on LCD

[SPPU: May-17, Marks 8]

Or Draw an interfacing diagram to interface ADC and write an embedded C program to accept data on any channel.

[SPPU : Nov.-15, Marks 8]

Or Draw an interfacing of temp sensor to PIC using serial ADC and indicate excess temperature when exceeds the set point by LED.

[SPPU: May-16, Marks 8]

DECODE

Peripheral Support in PIC 18FXXXX

Note : Solution problem statements modified --- Interfacing diagram will change.

5 - 48

Ans. : Sensor interface to ADC

LM35 sensor is used for measurement of temperature. It is a precision integrated-circuit temperature sensor, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature. It also gives the linearity of +10 mV/°C change in temperature. The LM35 does not require any external calibration or trimming to provide typical accuracies of $\pm 1.4^{\circ}$ C at room temperature. It can be used with single power supplies of 4 V to 30 V. It has very low self-heating as it draws only 60 μ A from its supply. The LM35 is rated to operate over a $-55 \,^{\circ}$ C to +150 °C temperature range. Normal temperature of cabin is as good as room temperature.

The interfacing of LM 35 with PIC is shown in Fig. Q.28.1





	· · · ·	
crocontroller	5 - 50 Peripheral Support in PIC 18FXXXX	Microcontroller 5 - 51 Peripheral Support in PIC 18FXXXX
	quisition Time Select bits - 12	if(tempv & 0x200)
//FOSC/6	4	
Ledemd (0x80);	· · ·	MSdelav(50)
MSdelay (50);		}
for $(z=0;z<10;z++)$		else
lcddata(LCD Data1[z]);		{
MSdelay(50);	· · ·	MSdelav(50):
}		}
{ wnie (1)		tempv<<=1;
\dot{A} DCON0bits.ADON = 1;	//A/D On bit- on	
ADCON0bits.CHS = $0x00$;	//Analog Channel Select bits?	Important Points to Remember
ADCONObits GODONE = 1	// ch n0-7(ADC1) //A/D Conversion Status bit	1 DIC19E has $4 \text{ times} = 0 + 8 \text{ or } 16 \text{ hit times} = 1 \text{ and } 2 + 16$
	//conversion in progress	1. FICTOF has 4 timers, timer 0 : 8 or 10 bit, timer 1 and 5 : 10 hits timer 2 : 8 hit
while(AĎCON0bits.GO_DON	E = = 1);	ons, unier 2 . 8 on
ADCONObits.ADON = 0; $//A/$	/D On bit- off	2. Each timer has its control register TCONx
DisplayResult(ADRES);		3. Timer is used to find the time delay.
}		4. To increase the required delay pre and post scaling is used.
	$\mathbf{C} = \mathbf{C} + $	5 Timer 0, 16 bit TMR0H is loaded first then TMR0I
oid DisplayResult(unsigned shor	t hexVal)	
· · · · · · · · · · · · · · · · · · ·	,	6. Highest delay will be generated when TMR0H=TMR0L= 00h
unsigned char i,text[16];		7. PIC18F4550 has 3 External Interrupts (INT0-2)
tempy = hexVal:		8. Interrupts are categorized as low priority and high priority
hexVal = (5200/1024)*tempv	7	0 Interrunts can be edge or level triggered
lcdcmd(0x8A);		
MSdelay(50); sprintf/text "%04dmy" beyVel)	10. INICON is used to enable or disable the interrupts globally
for(i=0;i<6;i++)	//	11. Port B bits (RB0-2) are specifically used for detect any
{		interrupt change.
lcddata(text[i]);		12. Capture : The CCP pin can be set as an input to record the
MBUBIRY(50); J		arrival time of a pulse. In this CCP module may use either
lcdcmd(0xC0);		timer 1 or timer 3 to operate.
MSdelay(50);		13 Compare : The CCP nin is set as an output and at a given
ror(i=0;i<10;i++)		13. Compare . The CCI pin is set as an output and at a given
		count, it can be driven low, high or toggled
ECODE	A Guide for Engissering Students	A Guide for Engineering Students

	5 - 52	Peripheral Support in PIC 18FXXXX		Microcontr	oller	. · ·	5.	53	Periphe	eral Suppo	ort in PIC	18FX2
14. Pulse Width Mo output and the o mode, either tim	odulation (PWM duty cycle of a p er 2 or timer 4 n	I) : The CCP pin is set as an pulse can be varied. In PWM nay be used		PIR Reg The PI	gisters R registers	ers conta	ain the i	ndividua	l flag l	bits for	the pe	riphe
 The speed of the and current. For speed by using (PWM). 	e motor depends a given fixed l a method calle	on three factors; load, voltage oad we can maintain a steady ed Pulse Width Modulation		are two PIR1 : I	Periphe PERIPH	eral Inter ERAL IN W-0 R-0	rupt Fla	g Regist IPT REC R/W-0	ers (PII QUEST R/W-0	R1, PIR (FLAG _{R/W-}	2).) REG	ISTE 'W-0
16. PIC 18F4550 ha	as 10 bit resolution	on and 13 channels [Port A, B		PSPI	F ⁽¹⁾ Al	DIF RC	IF TXIF	SSPIF	CCP1I	F TMR	21F T	MRIIF
and E].				bit 7			•				bi	t 0 [.]
17. ADFM bit of ADRESH : ADI	ADCON2 is us RESL. Left justi	sed to display the results in fied or right justified		PIR2 : F	PERIPH	ERAL IN	ITERRU	PT REQ	UEST	(FLAG)) REGI	STE
18. Required referen	nce voltages are	obtained using ADCON1.			U-0 U-	0 U-0	R/W-0	R/W-0 I	R/W-0	R/W-0	R/W-	0
19. ADCON0 is use	ed to select the re	equired channel.					EEIF	BCLIF	LVDIF	TMR3IF	CCP2	PF
20. Sensors can be i	interfaced to PIC	2 18F4550 using ADC.			bit 7						bit 0	
Special function reg	isters for interr	upts	:	PIE1 : I	PERIPH	ERAL IN	ITERRU	PT ENA	BLER	REGIST	ER 1	
Special function reg The INTCON Regist contain various enabl R/W-0 R/W-0 GIE/GIEH PEIE/GIEL	isters for interr ters are readable e, priority and fl R/W-0 R/W-0 TMR0IE INT0IE	upts and writable registers, which ag bits. R/W-0 R/W-0 R/W-0 R/W-x RBIE TMR0IF INT0IF RBIF		PIE1 : I R/W-0 PSPIE ⁽¹ bit 7	PERIPH R/W-(' ADIE	R/W-0 R/W-0	NTERRU R/W-C	R/W-0 SSPIE	R/W-	REGIST	ER 1 W-0 MR2IE	R/W TMI bit 0
Special function reg The INTCON Regist contain various enabl R/W-0 R/W-0 GIE/GIEH PEIE/GIEL bit 7	isters for interr ters are readable e, priority and fl R/W-0 R/W-0 TMR0IE INTOIE	upts and writable registers, which ag bits. R/W-0 R/W-0 R/W-x RBIE TMROIF INTOIF RBIF bit 0		PIE1 : I R/W-0 PSPIE ¹¹ bit 7 RCON	R/W-(k/W-(ADIE	ERAL IN R/W-(RCIE TER :	NTERRU R/W-C	R/W-0	R/W-	REGIST	ER 1 W-0 MR2IE	R/W TMI bit 0
Special function reg The INTCON Regist contain various enabl R/W-0 R/W-0 GIE/GIEH PEIE/GIEL bit 7 INTCON2 Register	isters for interr ters are readable e, priority and fl R/W-0 R/W-0 TMR0IE INT0IE	upts and writable registers, which ag bits. <u>R/W-0 R/W-0 R/W-0 R/W-x</u> <u>RBIE TMR0IF INT0IF RBIF</u> bit 0		PIE1 : I R/W-0 PSPIE ¹¹ bit 7 RCON		ERAL IN R/W-C RCIE TER :	U-0 R/	PT ENA R/W-0 SSPIE	R/W-CCP	REGIST	ER 1 W-0 MR2IE R/W-0	R/W TMI bit 0
Special function reg The INTCON Regist contain various enabl R/W-0 R/W-0 GIE/GIEH PEIE/GIEL bit 7 INTCON2 Register R/W-1 R. INTEDG0 INT	isters for interr ters are readable e, priority and fl R/W-0 R/W-0 TMR0IE INT0IE /W-1 R/W-1 TEDG1 INTEDG2	upts and writable registers, which ag bits. R/W-0 R/W-0 R/W-0 R/W-x RBIE TMR0IF INTOIF RBIF bit 0 U-0 R/W-1 U-0 R/W-1 - TMR0IP - RBIP		PIE1 : I R/W-0 PSPIE ¹¹ bit 7 RCON	PERIPH R/W-0 ' ADIE I REGIS R/W- DEEN	ERAL IN R/W-C RCIE TER : 0 U-0		W-1 R-1	R/W- CCP R-1	REGIST	ER 1 W-0 MR2IE R/W-0	R/W TMI bit 0
Special function reg The INTCON Regist contain various enabl R/W-0 R/W-0 GIE/GIEH PEIE/GIEL bit 7 INTCON2 Register R/W-1 R INTEDG0 INT	isters for interr ters are readable le, priority and fl R/W-0 R/W-0 TMR0IE INT0IE /W-1 R/W-1 TEDG1 INTEDG2	upts and writable registers, which ag bits. R/W-0 R/W-0 RBIE TMR0IF INTOIF RBIF bit 0		PIE1 : I R/W-0 PSPIE ¹¹ bit 7 RCON	PERIPH R/W-() ADIE I REGIS R/W- PEN	ERAL IN R/W-(RCIE TER : 0 U-0 -		W-1 R-1	R/W- CCP R-1	REGIST	ER 1 W-0 MR2IE R/W-0 BOR	R/W TMI bit 0
Special function reg The INTCON Regist contain various enabl R/W-0 R/W-0 GIE/GIEH PEIE/GIEL bit 7 INTCON2 Register R/W-1 R ITCON3 Register R/W-1 R/W-1	isters for interr ters are readable le, priority and fl R/W-0 R/W-0 TMR0IE INT0IE /W-1 R/W-1 /W-1 R/W-1 TEDG1 INTEDG2	upts and writable registers, which ag bits. <u>R/W-0 R/W-0 R/W-0 R/W-x</u> <u>RBIE TMR0IF INT0IF RBIF</u> bit 0 <u>U-0 R/W-1 U-0 R/W-1</u> <u>- TMR0IP - RBIP</u>		PIE1 : I R/W-0 PSPIE ¹¹ bit 7 RCON	PERIPH R/W-0 ADIE I REGIS R/W- IPEN bit 7	ERAL IN R/W-C RCIE TER : 0 U-0 -	U-0 R/	W-1 R-1	R/W- CCP R-1	REGIST	ER 1 W-0 MR2IE R/W-0 BOR bit 0	R/W TMI bit C
Special function reg The INTCON Regist contain various enable R/W-0 R/W-0 GIE/GIEH PEIE/GIEL bit 7 INTCON2 Register R/W-1 R ITCON3 Register R/W-1 R/W-1 INT2IP INT1IP	isters for interr ters are readable le, priority and fl R/W-0 R/W-0 TMR0IE INT0IE /W-1 R/W-1 TEDG1 INTEDG2 U-0 R/W-0 R/V – INT2IE IN	upts and writable registers, which ag bits. R/W-0 R/W-0 R/W-0 R/W-x RBIE TMR0IF INTOIF RBIF bit 0 bit 0 U-0 R/W-1 U-0 R/W-1 - TMR0IP - RBIP W-0 U-0 R/W-0 R/W-0 TIIE - INT2IF INT1IF		PIE1 : I R/W-0 PSPIE ^{'I} bit 7 RCON	PERIPH R/W-(ADIE I REGIS R/W- I PEN bit 7	ERAL IN R/W-0 RCIE TER : 0 U-0 -	U-0 R/	W-1 R-1	R/W- CCP R-1	REGIST	ER 1 W-0 MR2IE R/W-0 BOR bit 0	R/W TMI bit 0
Special function reg The INTCON Regist contain various enable R/W-0 R/W-0 GIE/GIEH PEIE/GIEL bit 7 INTCON2 Register R/W-1 R INTEDG0 INT ITCON3 Register R/W-1 R/W-1 INT2IP INT1IP bit 7	isters for interrections are readable le, priority and fl R/W-0 R/W-0 TMR0IE INT0IE /W-1 R/W-1 TEDG1 INTEDG2 U-0 R/W-0 R/V - INT2IE INT	upts and writable registers, which ag bits. R/W-0 R/W-0 R/W-x RBIE TMR0IF INT0IF RBIF bit 0 bit 0 U-0 R/W-1 U-0 R/W-1 - TMR0IP - RBIP W-0 U-0 R/W-0 R/W-0 TIIE - INT2IF INT1IF bit 0 bit 0 bit 0		PIE1 : I R/W-0 PSPIE ¹¹ bit 7 RCON	PERIPH R/W-0 ADIE I REGIS R/W- PEN bit 7	ERAL IN R/W-C RCIE TER : 0 U-0 	U-0 R/ RI	W-1 R-1	R/W- CCP R-1	REGIST	ER 1 W-0 MR2IE R/W-0 BOR bit 0	R/W TMI

Peripheral Support in PIC 18FXXXX

ADCON0 : A/D control register 0

The ADCON0 register controls the operation of the A/D module. ADCON0 register is used to set the conversion time and select the channels. For power saving ADC feature is turned off when power up. and turned on with ADON bit when required. GO/DOWN bit is used for start and monitor the End of conversion.

5 - 54

 U-0	U-0	R/W-0	R/W- 0	W-0	R/W-0	W-0	R/W-0
 —		CHS3	CHS2	CHS1	CHS0	GO/ DONE	ADON
 bit 7							bit 0

ADCON1 : A/D control register 1

The ADCON1 register configures the functions of the port pins. It is used to set the reference voltages.

the second second second second second second second second second second second second second second second se	_ U-0	U-0	W-0	W-0	R/W-0 ⁽¹⁾	R/W ⁽¹⁾	R /W ⁽¹⁾	R/W ⁽¹⁾
		—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
	bit 7							bit 0

ADCON2 : A/D control register 2

The ADCON2 register configures the A/D clock source, programmed acquisition time and justification. After conversion data in the ADRESL and ADRESH is right or left justified by ADFM bit

R/W-0	U-0	W-0	W-0	W-0	W-0	W-0	R/W-0
ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS
bit 7							bit 0

END... 🖉

``

Unit V

Real Word Interfacing with PIC18FXXXX

Q.1 Draw and explain port structure of PIC18 microcontroller with different registers used in programming

May-22, Marks 9, May-16,17, Dec-17, Marks 8] Ans.: Port structure of PIC

The PIC18 family has five ports Port A (6), B (8), C (8), D (8), E (3) with 33 I/O lines. These lines can be used for data transfer between working register 'W' and peripherals and vice a versa. Each port can be configured as input or output. All Ports are bidirectional ports. Each port has some other functions such as timer, ADC, interrupts and serial communication. Port pins are assigned with multiple task and one of them will be available and active at a time. All the functions cannot be active simultaneously.

- Some ports have 8 bits, while others may not.
- Each port has three registers for its operation
- **TRISx register (Data direction register) :** For most ports, the I/O pin's direction (input or output) is controlled by the data direction register TRISx (x = A,B,C,D,E) : a '1' in the TRIS bit corresponds to that pin being an input, while a '0' corresponds to that pin being an output.
- **PORT register :** The PORTx register is the latch for the data to be output. Reading PORTx register read the status of the pins, whereas writing to it will write to the port latch.
- LAT register (Output latch) : The data latch register is useful for read-modify-write operations on the value that the I/O pins are driving.

DECODE

A Guide for Engineering Students

(6 - 1)

6 - 3 Real Word Interfacing with PIC18FXXXX

Upon reset all ports are configured as input-TRISx register has OFFh.

Real Word Interfacing with PIC18FXXXX

6-2

The detailed structure of PIC port is shown in Fig. Q.1.1 with SFR's used for data and direction control.



Fig. Q.1.1 Input / Output combined port structure

Each port in the PIC has three internal D flip-flops (latches)

- Data latch to hold the output data
- TRIS latch to setup data direction (Read or Write into or from the pin)
- Input latch for input data
- The Port can be configured for write operation according to the setting of Direction Control register Called as TRISx = 0x00 i.e.

A Guide for Engineering Students

DECODE

Microcontroller

port is configured as output. (Data transfer from data latch to port). The data written may be 0 or 1.

- The Port can be configured for read operation according to the setting of Direction Control register Called as TRISx = 0xFF i.e. port is configured as input. (Data transfer from port to data lat h). The data read may be 0 or 1.
- During port read operation : TRISx = 0xFF, R/W-1, Port select = 1, input buffer activated by read port line signal, write port and output buffer is disabled, Data from port pin either 0, 1 is placed on data line and stores in input data latch.
- During port write operation : TRISx = 0x00, R/W-0, Port select = 1, input buffer deactivated by read port line signal, write port and output buffer is enabled, Data from input buffer is placed on port pin either 0, 1.

Q.2 Draw and explain the port structure of PIC 18FXXXX for writing 0, 1 to port pins.

Ans. : Port structure for reading writing data

The PIC18 family has five ports Port A (6), B (8), C (8), D (8), E (3) with 33 I/O lines. These lines can be used for data transfer between working register 'W' and peripherals and vice a versa. Each port can be configured as input or output. Each port has three registers for its operation :

- **TRISx register (Data direction register) :** For most ports, the I/O pin's direction (input or output) is controlled by the data direction register **TRISx** (x = A,B,C,D,E) : a '0' corresponds to that pin being an output.
- **PORT register :** The PORTx register is the latch for the data to be output. Reading PORTx register read the status of the pins, whereas writing to it will write to the port latch.

DECODE

Real Word Interfacing with PIC18FXXXX

- LAT register (output latch) : The data latch register is useful for read-modify-write operations on the value that the I/O pins are driving.
- Upon reset all ports are configured as input-TRISx register has **OFFh**.
- Each port in the PIC has three internal D flip-flops (latches)
- Data latch to hold the output data 0
- TRIS latch to setup data direction 0
- o Input latch for input data

The configuration of port for writing 1 or 0 to port pin is shown in Fig. Q.2.1 and Q.2.2.

Writing 0 to Port pin

 $TRISx = 0 \times 00$ port is configured as output.

Data latch output : Data bus = 0, Write port pin used to clock the data, Q = 0, $\overline{Q} = 1$, OR gate = 1, P Gate = OFF, Port pin = 0

TRIS latch output : Data bus = 0, Write TRIS pin used to clock the

data, Q = 0, $\overline{Q} = 1$, AND gate = 1, N Gate = ON, Port pin = 0

Writing 1 to Port pin

TRISx = 0×00 port is configured as output.

Data latch output : Data bus = 1, Write port pin used to clock the data, Q = 1, $\overline{Q} = 0$, OR gate = 0, P Gate = ON, Port pin = 1

TRIS Latch output : Data bus = 1, Write TRIS pin used to clock the data, Q = 0, $\overline{Q} = 1$, AND gate = 0, N Gate = OFF port pin = 0



A Guide for Engineering Students

Real Word Interfacing with PICI8FXXXX

6 - 7 Real Word Interfacing with PIC18FXXXX

Q.3 Draw and explain the port structure of PIC 18FXXXX for reading 0, 1 from port pins

6-6

Ans. : Reading from port pin : The PIC18 family has five ports Port A (6), B (8), C (8), D (8), E (3) with 33 I/O lines. These lines can be used for data transfer between working register 'W' and peripherals and vice a versa. Each port can be configured as input or output. Each port has three registers for its operation :

- **TRISx register (Data direction register) :** For most ports, the I/O pin's direction (input or output) is controlled by the data direction register **TRISx** (x = A,B,C,D,E): a '1' in the TRIS bit corresponds to that pin being an input.
- **PORT register :** The **PORTx** register is the latch for the data to be output. Reading PORTx register read the status of the pins, whereas writing to it will write to the port latch.
- LAT register (output latch) : The data latch register is useful for read-modify-write operations on the value that the I/O pins are driving.
- Upon reset all ports are configured as input-TRISx register has 0FFh.
- Each port in the PIC has three internal D flip-flops (latches)
 - Data latch to hold the output data
 - o TRIS latch to setup data direction
 - Input latch for input data
- The configuration of port for reading 1 or 0 from port pin is shown in Fig. Q.3.1 and Q.3.2.

Reading 0 from port pin

 $TRISx = 0 \times FF$ port is configured as input

DECODE

Microcontroller

A Guide for Engineering Students

Data latch output : Data bus = 0, Write port pin used to clock the data, Q = X, $\overline{Q} = X$, OR gate = 1, P Gate = OFF.

TRIS latch output : Data bus = 0, Write TRIS pin used to clock the data, Q = 1, $\overline{Q} = 0$, AND gate = 0, N Gate = OFF.





Reading 1 from Port pin

TRISx=0xFF port is configured as input.

Data latch output : Data bus = 1, Write port pin used to clock the

data, Q = X, $\overline{Q} = X$, OR gate = 1, P Gate = OFF.

TRIS latch output : Data bus = 1, Write TRIS pin used to clock the data, Q = 1, $\overline{Q} = 0$, AND gate = 0, N Gate = OFF,

Both the gates are off, hence data available on Port line (0, 1) is passed through the schmitt trigger and input latch.

DECODE

Microcontroller

6 - 8 Real Word Interfacing with PIC18FXXXX

The input buffer is enabled by $R/\overline{W} = 1$, pin and data is placed on the data line.



Fig. Q.3.2 Input '1' to pin in the PIC [reading]

Port Programming : I/O Port Programming in PIC

In 'C' program ports are configured as I/P and O/P as :

Direction	TRISB = 0×00 - output
	TRISB = $0 \times FF$ - input
	TRISBbits.RB0 = 1;
Latch	LATB = 0;
	LATBbits.LATB0 = $0;$
Port	PORTx = 0
	PORTBbits.RB0;

Q.4 Draw an interfacing diagram of LED with PIC18F and write an embedded C program for flashing of LEDs.

[SPPU: May-22, Marks 9, Dec-18, Marks 8]



Microcontroller		6 - 10	Real Word Interfacing with PIC18FXXXX
	PORTB=0x55;		
	MSDelay(250);		
:	PORTB=0xAA;		
1. Start 1. Start	MSDelay(250);		
}			
}	· •		· · · · · · · · · · · · · · · · · · ·
void MSDelay	(unsigned int itime)	
{	1		
unsigned int	i unsigned ober i		

for (i=0; i<itime;i++) for (j=0;j<100;j++);

}

Q.5 Write an embedded C program to read status of SW connected at RD0 and RD1. If RD0 = 0 then S1 = 0 and RD1 = 0 the S2 = 1then: (a) If S1 = 0 then Relay on buzzer off and LED will glow LSB to MSB continuously. (b) If S2 = 0 then Relay off buzzer on and LED will glow MSB to LSB.

Ans. : Interfacing Diagram : The interfacing diagram for Switch, LED, Relay and Buzzer is shown in Fig. Q.5.1.

Program :

#include<P18F4550.h>
void delay(void);
void main()

```
unsigned char i, S1,S2;

TRISB = 0x00; //LED pins as output

LATB = 0x00;

TRISDbits.TRISD0 = 1; //set RD0 as input

TRISDbits.TRISD1 = 1; //set RD1 as input

TRISDbits.TRISD2 = 0; //set buzzer pin RD2 as output

TRISAbits.TRISA4 = 0; //set relay pin RA4 as output

while(1)
```

```
LATDbits.LD0 = 1;
LATDbits.LD1 = 1;
if(PORTDbits.RD0 == 0)
```

DECODE



		Microconnoner
}	· ·	for(i=
II(S2 = = 0)		
	op for relay OFF , Buzzer ON, LED L-R	LA
LATADITS.LATA4 = 0; $LATADITS.LATA4 = 0;$		de
LATDDits.LATD2 = 0;	· · · · · · · · · · · · · · · · · · ·	
101(1=0,1<8,1++)		
$I_{ATB} = 0X80 > 5i$		}
delay():		, F
LATB = 0x00		
delay():		void delav()
}		
}		unsigned int j.k
}		for(j=0;j<=10;j
		for(k=0;k<=30)
oid delay()		}
		O.7. Duranti a
nsigned int j,k;	· · · · ·	
r(j=0;j<=10;j++)	•	position in li
r(k=0;k<=3000;k++);		
	· · ·	inte, write an
		ine, write an
2.6 Draw an interfacing di	agram of LED with PIC18F and write	inne, write an
2.6 Draw an interfacing di rogram embedded C program	agram of LED with PIC18F and write m for ring counter.	Ans. : LCD
2.6 Draw an interfacing di program embedded C program	agram of LED with PIC18F and write m for ring counter.	Ans. : LCD 16×2 Chara
2.6 Draw an interfacing di program embedded C program	agram of LED with PIC18F and write m for ring counter. SPPU : Dec-18, Marks 8]	Ans. : LCD 16 × 2 Char shown in Fig.
2.6 Draw an interfacing di program embedded C program Ans. : Interfacing of I.ED :	iagram of LED with PIC18F and write m for ring counter. FSF [SPPU : Dec-18, Marks 8]	Ans. : LCD 16 × 2 Char shown in Fig. Program :
2.6 Draw an interfacing di program embedded C program Ans. : Interfacing of i.ED : or interfacing refer Fig. Q.5.1	lagram of LED with PIC18F and write m for ring counter. ISP [SPPU : Dec-18, Marks 8]	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18< td=""></p18<>
Q.6 Draw an interfacing di program embedded C program Ans.: Interfacing of I.ED: For interfacing refer Fig. Q.5.1 Program :	lagram of LED with PIC18F and write m for ring counter. ISP [SPPU : Dec-18, Marks 8] l.	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18 #define en LA</p18
2.6 Draw an interfacing di program embedded C program Ans. : Interfacing of i.ED : For interfacing refer Fig. Q.5.1 Program : Finclude < P18F4550.h >	lagram of LED with PIC18F and write m for ring counter. ISPPU : Dec-18, Marks 8] I.	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18 #define en LA7 #define rs LAT</p18
2.6 Draw an interfacing di program embedded C program Ans.: Interfacing of i.ED: For interfacing refer Fig. Q.5.1 Program: finclude <p18f4550.h> oid delay(void);</p18f4550.h>	lagram of LED with PIC18F and write m for ring counter. SF [SPPU : Dec-18, Marks 8]	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18 #define on LA' #define rs LAT #define LCDP</p18
2.6 Draw an interfacing di program embedded C program Ans.: Interfacing of I.ED: For interfacing refer Fig. Q.5.1 Program: finclude < P18F4550.h > oid delay(void); oid main()	lagram of LED with PIC18F and write m for ring counter. ISP [SPPU : Dec-18, Marks 8] I.	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18 #define en LA? #define rs LAT #define LCDPO const unsigned</p18
Q.6 Draw an interfacing di program embedded C program Ans. : Interfacing of i.ED : For interfacing refer Fig. Q.5.1 Program : finclude < P18F4550.h > oid delay(void); oid main()	iagram of LED with PIC18F and write m for ring counter. ISPPU : Dec-18, Marks 8] I.	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18 #define on LAT #define LCDPC const unsigned const unsigned</p18
2.6 Draw an interfacing di program embedded C program Ans.: Interfacing of i.ED : For interfacing refer Fig. Q.5.1 Program : finclude <p18f4550.h> oid delay(void); oid main() unsigned char i, TRISE = 0x00; (// ED mine of</p18f4550.h>	lagram of LED with PIC18F and write m for ring counter. (SPPU : Dec-18, Marks 8]	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18 #define en LAT #define LCDPC const unsigned void lcdcmd(un</p18
2.6 Draw an interfacing di program embedded C program Ans.: Interfacing of i.ED: For interfacing refer Fig. Q.5.1 Program: finclude <p18f4550.h> oid delay(void); oid main() unsigned char i, TRISB = 0x00; //LED pins a</p18f4550.h>	iagram of LED with PIC18F and write m for ring counter. IS [SPPU : Dec-18, Marks 8] 1. as output	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18 #define en LAT #define LCDPC const unsigned void lcdcmd(un void lcdcmd(un</p18
2.6 Draw an interfacing di program embedded C program Ans.: Interfacing of i.ED: For interfacing refer Fig. Q.5.1 Program: finclude < P18F4550.h > oid delay(void); oid main() unsigned char i, TRISB = 0x00; //LED pins a LATB = 0x00;	iagram of LED with PIC18F and write m for ring counter. (SPPU : Dec-18, Marks 8]].	Ans. : LCD 16 × 2 Char shown in Fig. Program : #include <p18 #define en LAT #define ICDPO const unsigned void lcdcmd(un void lcddata(un void MSdelav(n</p18
2.6 Draw an interfacing di program embedded C program Ans.: Interfacing of i.ED: For interfacing refer Fig. Q.5.1 Program: finclude <p18f4550.h> oid delay(void); oid main() unsigned char i, TRISB = 0x00; //LED pins a LATB = 0x00; while(1)</p18f4550.h>	iagram of LED with PIC18F and write m for ring counter. (SPPU : Dec-18, Marks 8]].	Ans. : LCD 16 × 2 Chara shown in Fig. Program : #include <p18 #define en LAT #define ICDPC const unsigned const unsigned void lcdcmd(un void lcddata(un void MSdelay(un void main())</p18

);i<8;i++) TB = 0X01 < <i;lay(); TB = 0x00;lay();

6 - 13

+) 0;**k**++);

DECODE

neat interfacing diagram to display 'SPPU' on 4th ne one and 'UNIVERSITY' at 5th position on second embedded C program.

[SPPU : May-22, marks 9, May-17, Marks 8]

Real Word Interfacing with PIC18FXXXX

Note : Similar Question is asked every Semester of the year Interfacing 8 bit mode : The interfacing diagram of acter LCD module with PIC18Fxx microcontroller is Q.7.1.

4550.h> Cbits.LC1 Cbits.LC0 RT LATB char LCD_Data1{]={" SPPU"}; char LCD_Data2[]={"UNIVERSITY"}; signed char value); signed char value); nsigned int itime);


Microcontroller Real Word Interfacing with PIC18FXXXX Microcontroller 6 - 16 6-17 void MSdelay(unsigned int itime) Program : #include <p18f4550.h> unsigned int i,j; #include "LCD_SIT.h" for(i=0;i<itime;i++)for(j=0;j<1200;j++);Note : According to problem statement, change the interfacing diagram and do changes in the program. Q.8 Write an embedded C program for interfacing of 4×4 matrix void main(void) keyboard and display the number of key closed on LCD. { [SPPU: May-22, Marks 9, May-18, Marks 8, Dec.-17, Marks 8] unsigned char z=0,row,val; Ans. : Keyboard interfacing : The interfacing diagiam of 4×4 matrix keyboard is shown in Fig. Q.8.1. The microcontroller accesses both LATD = 0xFF;Init_LCD(); rows and columns through the port D. lcdcmd(0x80); MSdelay(50); for (z=0;z<4;z++)lcddata(LCD Data1[z]); MSdelay(50); RO1 A02 <u>_</u> RDS while(1) LATD = 0xF0: MSdelay(5); swa PICISE row = PORTD;03 SW 0.1 15 row >>=4: SWG SV. 10 SW11 SW12 if((row & 0xOF)) = 0xOF)RO. #2≩ 20 ×C/h# SW13 SW14 SW15 LATDbits.LATD0 = 0; #5 MSdelay(5); 18 Mh row = PORTD;⊥ C2 . ⊒ 33 pF 33 대 프 row >>=4: if((row & 0x0F)! = 0x0F)

A Guide for Engineering Students

Fig. Q.8.1 Keyboard interfacing

DECODE

const unsigned char LCD_Data1[]={"KEY="}; const unsigned char KeyLookupTbl[]= {'0','4','8','C', '1','5','9','D', '2','6','A','E', '3','7','B','F'}; unsigned char get keyval(unsigned char col, unsigned char row); TRISD = 0xF0; //rows as inputs and cols as output

val = get keyval(0,row);

LATDbits.LD0 = 1;

Real Word Interfacing with PIC18FXXXX

Microcontroller 6 - 18 Real Word Interfacing with PIC18FXXXX LATDbits.LATD1 = 0;MSdelay(5); row = PORTD; row >>=4: if((row & 0x0F)! = 0x0F)val = get keyval(4,row);LATDbits.LD1 = 1; LATDbits.LATD2 = 0; MSdelay(5); row = PORTD: row >>=4: if((row & 0x0F)! = 0x0F)val = get_keyval(8,row); LATDbits.LD2 = 1; } LATDbits.LATD3 = 0: MSdelay(5); row = PORTD: row >>=4; if((row & 0x0F)I = 0x0F)val = get_keyval(12,row); LATDbits.LD3 = 1: MSdelay(10); lcdcmd(0x84);MSdelay(10); lcddata(val); MSdelay(10);

/*finds the value of the key*/

unsigned char get_keyval(unsigned char col, unsigned char row)

DECODE

A Guide for Engineering Students

N)

Microcontroller	6 - 19	Real Word Interfacing with PIC18FXXXX
unsigned int i=0;		
for(i=0;i<4;i++)		· ·
{		
if((row & 0x01)i = 0x0))1)	
{		•
return(KeyLookur	Tbl{(col)+	i]);
}		
else		
row >>=1;		
}		

Q.9 What is the use of motion sensor ? Explain with classifications. Ans. : Motion sensors :

- Motion sensors are commonly used in security systems. They work
 based on a wide variety of principles and are used in a wide variety of applications.
- Typical usage could be in the exterior doorways or windows of a building for monitoring the area around the building. Upon detecting motion, they generate an electrical signal based on which some actions are taken. Some operate in much the same way as a military radar scanner, while others work based on vibration, infrared radiation and, even sound.
- All of these different types of sensors have different strengths and weaknesses, which are important to take into account when making a decision to choose a particle motion detection sensor.

Classifications of Motion Sensors Active detectors :

• Active detectors are also known as radar - based motion sensors. The active detector sensors emit the radio waves / microwaves across a room or other place, which strike on nearby objects and reflect it back to the sensor detector.

6 - 20 Real Word Interfacing with PIC18FXXXX

- When an object moves in motion sensor controlled area at this time, the sensor looks for a doppler (frequency) shift in the wave when it returns to the sensor detector, which would indicate that the wave has hit a moving object.
- Active motion sensors are not best suitable for outdoor lighting or similar applications as a movement of random objects such as windblown things, smaller animals and even larger insects can be detected by the active sensor and lightning will be triggered.

Passive detectors :

- Passive motion sensors are opposite to active sensors, they do not send out anything, but it simply detects the infrared energy. Infrared (heat) energy levels are sensed by passive detectors. Passive sensors scan the room or area, it is installed for infrared heat that is radiated from living beings.
- These sensors would not be effective if they could get activated by a small animal or insect that moves in the detection range, however, most passive sensors can be adjusted to pick up the motion of an object with a certain level of emitted heat, for example adjusting the sensor to pick up movement only by humans.

Combined or Hybrid detectors :

- Combined or hybrid technology motion sensor is a combination of both active and passive sensors. It activates light or alarm only in such a case when motion is detected by both active and passive sensors. Combined sensors are useful for alarm systems to reduce the possibility of false alarm triggers.
- However, this technology also has its disadvantages. It cannot
- provide the same level of safety as separate PIR and microwave sensors because the alarm is triggered only when motion is detected by both sensors.

6 - 21 Real Word Interfacing with PIC18FXXXX

- However, this technology also has its disadvantages. It cannot provide the same level of safety as separate PIR and microwave sensors because the alarm is triggered only when motion is detected by both sensors.
- The motion sensors come in different shapes and sizes. Here we are explaining below a couple of examples

Passive Infrared Detectors (PIR) :

Microcontroller

- These are one of the widely used sensors nowadays and can be
- found in many home security systems. Passive infrared detectors are looking the changes of infrared energy level that caused by movement of objects (human, pets... etc.).
- PIR motion detector is very easily obstructed by the GND variability of heat sources and sunlight, so PIR motion Fig. detector is more suitable for the indoor movement detection within the closed environment.



Fig. Q.9.1 : Passive Infrared Detectors (PIR)

• The top view of passive infrared detector is shown in Fig. Q.9.1

Active Infrared Detectors :

• Active infrared detectors use a dual beam transmission as structure, one side of a transmitter for emitting infrared ray and the other side with a receiver for receiving the IR, it is suitable for the outdoor point to point interruption detection.

74-00-5°

DECODE

6-22 Real Word Interfacing with PIC18FXXXX

• Active infra-red beam motion sensors are mainly installed outside, due to it adopts transmitter and receiver theory for detection. It is important that the beam must go through the detection area and reach the receiver.

Ultrasonic Detectors :

• These motion sensors are available in both active and passive types. In theory, an ultrasonic detector sends out high-frequency sound waves that are reflected back to the sensor. If any interruption occurs in the sound waves, the active ultrasonic sensor may sound the alarm. The mini ultrasonic motion detector is shown in Fig. Q.9.2.



Fig. Q.9.2 Mini ultrasonic motion detector

Q.10 Draw an Interfacing diagram of PIR sensor with PIC 18F4550 and write the embedded C program to detect the motion. Ans. : Interfacing of PIR Sensor

• The PIC 18F4550 considers any voltage between 2 and 5 V at its port pin as HIGH and any voltage between 0 to 0.8 V as LOW.

A Guide for Engineering Students

Microcontroller

6-23 Real Word Interfacing with PIC18FXXXX

- Since the output of the PIR sensor module has only two stages (HIGH (3.3 V) and LOW (0 V)), it can be directly interfaced to the PIC 18F4550 microcontroller.
- The circuit diagram for interfacing PIR sensor to PIC 18F4550 microcontroller is shown in Fig. Q.10.1.



• The circuit shown in Fig. Q.10.1 will read the status of the output of the PIR sensor and switch ON the LED when there is a motion

DECODE

6 - 24 Real Word Interfacing with PIC18FXXXX

detected and switch OFF the LED when there is no motion detected.

- Output pin of the PIR sensor is connected to port RD2 pin of the PIC 18F4550. Resistor R1, capacitor C1 and push button switch S1 forms the reset circuit. Capacitors C3, C4 and crystal X1 are associated with the oscillator circuit. C2 is just a decoupling capacitor.
- LED is connected through port 2.0 of the microcontroller. Transistor Q1 is used for switching the LED. R2 limits the base current of the transistor and R3 limits the current through the LED.

Program

#include <P18F4550.h>

#define XTAL FREQ 20000000 //Specify the XTAL crystal FREQ #define PIR RD2 #define LED RA4 void T0'Delay(void);

```
void main(void)
```

TRISA=0X00; TRISD=0XFF TRISA=0X00; // Make all output of RA4 low while(1) // get into infinite loop { If (PIR = = 1)LED = 1: delay (); // wait for some time else LED=0: delay(); // wait for some time }.

```
Microcontroller
```

Real Word Interfacing with PIC18FXXXX

void T0Delay ()

T0CON=0x08: TMR0H=0x9E: TMROL = 0x58;T0CONbits.TMR0ON=1; while(INTCONbits.TMR0IF == 0); // Check for overflow T0CONbits.TMR0ON=0; INTCONbits.TMR0IF==0:

// Timer0, 16 bit, no prescaler // load Higher byte in TMR0H // Load Lower byte to TMR0L // start the timer for up count // Turn off timer // clear the Timre0 flag

Q.11 State features of MQ-2 gas sensors. Draw an interfacing diagram and embedded C code

6 - 25

Ans.: Features of MQ-2 Gas Sensor:

- Operating voltage is +5 V
- Can be used to measure or detect LPG, Alcohol, Propane, Hydrogen, CO and even methane
- Analog output voltage : 0 V to 5 V
- Digital output voltage : 0 V or 5 V (TTL Logic)
- Preheat duration 20 seconds
- Can be used as a digital or analog sensor
- The sensitivity of digital pin can be varied using the potentiometer

Program

#include<P18F4550.h>

#define XTAL FREQ 20000000 //Specify the XTAL crystal FREQ #define GAS RD2 #define LED RA4 void delay (void); void main (void)

DECODE





Q.12 Explain use of IR sensor with various applications. Ans. : IR sensors :

• IR sensor is an electronic device that emits the light in order to sense some object of the surroundings. An IR sensor can measure the heat of an object as well as detects the motion. Usually, in the

infrared spectrum, all the objects radiate some form of thermal radiation. These types of radiations are invisible to our eyes, but infrared sensor can detect these radiations.

• The emitter is simply an IR LED (Light Emitting Diode) and the detector is simply an IR photodiode . Photodiode is

Fig. Q.12.1 IR sensor

6 - 28 Real Word Interfacing with PIC18FXXXX

- sensitive to IR light of the same wavelength which is emitted by the IR LED. When IR light falls on the photodiode, the resistances and the output voltages will change in proportion to the magnitude of the IR light received.
- There are five basic elements used in a typical infrared detection system : An infrared source, a transmission medium, optical component, infrared detectors or receivers and signal processing. Infrared lasers and Infrared LED's of specific wavelength used as infrared sources.
- The three main types of media used for infrared transmission are vacuum, atmosphere and optical fibers. Optical components are used to focus the infrared radiation or to limit the spectral response.

Applications :

Night Vision Devices, Radiation Thermometers, Infra-red tracing, IT image Devising. Other key application areas that use infrared sensors include :

- Climatology
- Meteorology

• Rail safety

- Photobiomodulation
- Flame monitorsWater analysis

• Anesthesiology testing

- Gas detectors
- Moisture analyzers
- Petroleum exploration
- Gas analyzers

Q.13 Design a PIC 18 FXXXX based to test the LED, Buzzer and relay connected to ports with control using keys.

SPPU: May-22, Marks 9]

Ans. : Design of PIC test Board : Fig. Q.13.2 shows the design of PIC test board for verifying the LED connected to port B, with switches and buzzer to port D, with relay interface for Port A.

(Teropy)

A Guide for Engineering Students

Microcontroller

6 - 29 Real Word Interfacing with PIC18FXXXX

Step 1 : Design of power supply :

The microcontroller selected is PIC 18F4550 which works on the frequency of oscillator ranging from 0 to 20 MHz and requires power supply of \pm 5 or \pm 12 V. A simple circuit design for +5 V is shown in Fig. Q.13.1



Fig. Q.13.1 Sample for power supply design

Step 2 : Design of clock circuit :

The Quartz crystal is connected to OSC1 and OSC2 pin in order to synchronize the operation of all components connected with internal and external means. The values for C1 and C2 are selected according to the crystal frequency for stabilizing the oscillator pulses. In general with quartz crystal 22 - 33 μ F is preferred.

Step 3 : Design of reset circuit :

The RC high pass filter with $C = 0.1 \mu F$ along with 20 k Ω register is connected to MCLR pin. When high pulse appear on it, resets the contents of inter registers and SFRS to initial value.

Step 4 : Configuration of port :

PIC has 33 I/O lines which can be configured as input and output using TRISX register as

if TRISX = 0 - Ports (A-E) are configured as output ports

if TRISX = 1 - Ports (A-E) are configured as input ports.



· .									
Microcontrolle	r 6-31	Real Word Interfacing	with PIC18FXXXX						
Step 5 : 1	ransfer content to port re	egister							
Step 6 : N	Vait for some time i.e. de	elay							
Step 7: Load same or different data sequence of LED glowing									
Step 8: C	Step 8: Continue Go to step 2								
Step 7: F	Program :								
#include	<p18f4550.h></p18f4550.h>								
void del	void delay(void);								
void ma	ain()	•							
· {	· · ·		· .						
	unsigned char i, key;								
	TRISB = 0x00;	//LED pins as output							
	LATB = 0x00;								
	TRISDbits.TRISD $0 = 1;$	//set RD0 as input							
	TRISDbits.TRISD1 = 1;	//set RD1 as input '							
	TRISDbits.TRISD2 = 0;	//set buzzer pin RD2 a	as output						
	TRISAbits.TRISA4 = 0;	//set relay pin RA4 as	output						
wh	ile(1)								
{ ·	•								
I	LATDbits.LD0 = 1;								
I	LATDbits.LD1 = 1;								
· · i	f(PORTDbits.RD0 == 0)								
1	xey =0;								
· i	f(PORTDbits.RD1 == 0)								
· 1	x = 1;								
i	f(key = = 0)								
	{								
	I ATAbits LATA4 = 1;		•						
	LATDbits.LATD $2 = 0;$	•							
	for(i=0;i<8;i++)	· · · · ·							
	{		•						
	LATB = 0X01 < <i;< th=""><th></th><th>•</th></i;<>		•						
	delay();								
	LATB = 0x00;								
	delay();								
	}	· .							
DECODE		A Guide for E	ngineering Students						

 Microcontroller
 6 - 32
 Real Word Interfacing with PIC18FXXXX

 }
 if(key == 1)
 .

 {
 LATAbits.LATA4 = 0;
 .

 LATDbits.LATD2 = 1;
 for(i=0;i<8;i++)</td>
 .

 {
 LATB = 0X80>>i;
 .

 delay();
 LATB = 0X00;
 .

 delay();
 LATB = 0x00;
 .

 delay();
 .
 .

 }
 .
 .

 ord delay();
 .
 .

 }
 .
 .

 delay();
 .
 .

 j
 .
 .

 for(j=0;j<=10;j++)</td>
 .

 for(j=0;j<=10;j++);</td>
 .

 i
 .

Q.14 Design Home protection system for indicating various parameters like temperature, door open / closed, internal apparatus on, which will give alert by indicator, display and sounding alarm if exceed the set point. Also make provision to store few current records in the serial memory for analysis. [SPFU: 10 to 12 Marks] Ans.: Design of home protection system

The microcontroller selected is PIC 18F4550 which works on the frequency of oscillator ranging from 0 to 20 MHz and requires power supply of ± 5 or ±12 V. A sample circuit design for +5 V is shown in Fig. Q.14.1.

DECODE

Microcontroller

6-33 Real Word Interfacing with PIC18FXXXX

• The Quartz crystal is connected to OSC1 and OSC2 pin in order to synchronize the operation of all components connected with internal and external means. The values for C1 and C2 are selected according to the crystal frequency for stabilizing the oscillator pulses. In general with quartz crystal 22 - 33 μ F is preferred.



Fig. Q.14.1 Sample for power supply design

- Reset : The RC high pass filter with $C = 0.1 \mu F$ along with 20 k Ω register is connected to MCLR pin. When high pulse appear on it, resets the contents of inter registers and SFRS to initial value.
- PIC has 33 I/O lines which can be configured as input and output using TRISX register.

General block diagram

• The general block diagram of any security system without in built ADC is shown in Fig. Q.14.2 Some of the modern processor like PIC has the in-build ADC and require only signal conditioning circuit. The sample signal conditioning circuit is shown in Fig.Q.14.3 The signal conditioning circuit for any analog signal varies from signal to signal. For any low level signals an Instrumentation amplifier is best choice.



6 - 35 Real Word Interfacing with PIC18FXXXX

6. Store the current records

7. If everything is set right, continues from step 3.

Flowchart : The general flowchart for the above problem statement is shown in Fig. Q.14.4





DECODE

(MICCE)



Reference for LCD Command words

LCD commands framing

BIT	RS	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Function
	0	0	0	0	0	0	0	0	0	• 1	Clear LCD and memory, home cursor
	0	0	0	0	0	0	0	0	1	0	Clear and home cursor only
	0		0	0	0	0	0	1	1/0	S	Screen action as display character written S = 1/0 : Shift screen/cursor I/0 = 1/0 : Cursor R/L, screen L/R
	0	0	0	0.	0	0	1	D	C	B	D = 1/0 : Screen on/off C = 1/0 : Cursor on/off B = 1/0 : Cursor Blink / Noblink

DECODE

Mic	rocont	roller				·	6-3	9 R	Real H	Vord 1	interfucing with PIC18FXXXX
	0	0	0	0	0	1	S/C	R/L	0	0	S/C = 1/0 : Screen / Cursor R/L = 1/0 : Shift one space R/L
	00000 10100000000000000000000000000000	0	0	0	1	DL	Ν	F	0		DL = $1/0$: 8/4 Bits per character N = $1/0$: 2/1 Rows of characters F = $1/0$; $5 \times 10/5 \times 7$ Dots / Character
	0	0	0	1	Character address				Write to character RAM address after the commands		
	0	0	1	Di	Display data address Current address					Write to display RAM address after the commands	
, of Decomposition	0	1	BF	Ci						BF = 1/0 : Busy / Not busy	
	1	0		Cl	Character byte					Write byte to last RAM choser	
-	. 1	1	-	CI	aract	er byte	e		******		Read byte from last RAM chosen

END... 🔊

A Guide for Engineering Students

A Guide for Engineering Students

Unit VI



Serial Port Programming and Interfacing with PIC18FXXXX

Q.1 State features of RS232 with signal characteristics and frame format [SPPU: Marks 8] Ans. : RS232 serial port : RS232 is an asynchronous serial communication protocol widely used in computers and digital systems. It is called asynchronous because there is no separate synchronizing clock signal as there are in other serial protocols like SPI and I2C. The protocol is such that it automatically synchronize itself. It has following features

- Developed by Electronic Industry Association (EIA) in 1960 and updated in 1969
- Most widely used serial I/O interface standard asynchronous communication [TxD, RxD and GND]
- Accepted to transfer characters over short distances of 50 feet.
- Low data rates kbps
- Input and output voltage levels are not TTL compatible.
- Logic 1 : -3 to -25 volt Negative logic.
- Logic 0 : 3 to 25 volt
- Can operate in a full duplex manner, supporting concurrent data flow in both directions.
- MAX 232 IC is normally termed as line drivers.
- It is designed around transmission of characters (of 7 bits of length). Sends each bit in exactly the same length of time

 PC standard baud rate (see hyper terminal configuration) 150, 300, 600, 1200, 2400, 4800, 9600, 14400, 19200, 28800, 33600, 57600

Microcontroller

DECODE

Serial Port Programming and Interfacing with PIC18FXXXX



Fig. Q.1.1 Serial communication

- It uses DB9 or DB25 connector to interface the PC serial port with external devices as Data Terminal Equipment (DTE) and Data Communication Equipment (DCE).
- The RS-232 interface works in combination with UART universal asynchronous receiver/transmitter. It is a piece of integrated circuit integrated inside the processor or controller. It takes bytes and transmits the individual bits in a sequential fashion in a frame as shown in Fig. Q.1.1.

Signal characteristics of RS232 : This is the equivalent circuit for an EIA232 signal line and applies to signals originating at either the DTE or DCE side of the connection. "Co" is not specified in the standard, but is assumed to be small and to consist of parasitic elements only. "Ro" and "Vo" are chosen so that the short-circuit current does not exceed 500 mA. The cable length is not specified in the standard; acceptable operation is experienced with cables that are less than 25 feet in length as shown in Fig. Q.1.2.

(7 - 1)



Fig. Q.1.2 Signal characteristics of RS232

The frame format used for communication is shown in Fig. Q.1.3.

The transmission rate of serial devices is called baud. It is the number of changes in the signal per second - Baud rate is the important property of any serial communication.



Fig. Q.1.3 Asynchronous frame format

Asynchronous serial transmission is widely used for the character oriented transmission. It has the speed limitations due to the fact that RS-232 is analog, therefore it is slow (in computing terms). The **Computer baud rates :** 110, 300,600, 1200, 2400, 4800, 9600, 19200 etc

Q.2 State features of RS485 with network topology used in communication. (SPPU: May-19, Marks 8)

DECODE

A Guide for Engineering Students

Microcontroller 7-4 Serial Port Programming and Interfacing with PIC18FXXXX

Ans.: RS485 Protocol:

Silent features

DECODE

- 1. Uses balanced differential configuration with Multi-drop.
- 2. Has 32 line drivers and receivers, can extend up to 256.
- 3. High data speed : 35 Mbit/s up to 10 m and 100 Kbit/s at 1200 m.
 - RS-485, is a standard defining the electrical characteristics of drivers and receivers for use in balanced digital multipoint systems.
 - The standard is published by the ANSI Telecommunication Industry Association/Electronic Industries Alliance (TIA/EIA).
 - Digital communications networks implementing the EIA-485 standard can be used effectively over long distances and in electrically noisy environments.
 - Multiple receivers may be connected to such a network in a linear, multi-drop configuration. These characteristics make such networks useful in industrial environments and similar applications.
 - EIA-485 enables the configuration of inexpensive local networks and multi-drop communications links. It specifies electrical characteristics of the driver and the receiver. It does not specify or recommend any data protocol.
 - It offers high data transmission speeds (35 Mbit/s up to 10 m and 100 kbit/s at 1200 m).
 - Since it uses a differential balanced line over twisted pair it can span relatively large distances (up to 4000 feet or just over 1200 meters).

Microcontroller 7 - 5 Serial Port Programming and Interfacing with PIC18FXXXX

- EIA-485 drivers need to be put in transmit mode explicitly by asserting a signal to the driver.
- The equipment located along a set of EIA-485 wires are interchangeably called nodes, stations and devices. The network topology used by EIA 485 is shown in Fig. Q.2.1.
- The **RS485** network must be designed as one line with multiple drops, not as a star. Although total cable length may be shorter in a star configuration, adequate termination is not possible anymore and signal quality may degrade significantly.



Fig. Q.2.1 Network topology of EIA485

• RS485 is currently a widely used communication interface in data acquisition and control applications where multiple nodes communicate with each other. The communication media used is twisted pair of wires to reduce the effects of noise and avoid malfunctioning in selection of node as shown in Fig. Q.2.2.



A Guide for Engineering Students

DECODE

Serial Port Programming and Interfacing with PIC18FXXXX 7 - 6 Microcontroller

- Network topology is probably the reason why RS485 is now the favourite of the four mentioned interfaces in data acquisition and control applications.
- RS485 repeaters are also available which make it possible to increase the number of nodes to several thousands, spanning multiple kilometers.
- And that with an interface which does not require intelligent network hardware: the implementation on the software side is not much more difficult than with RS232.
- It is the reason why RS485 is so popular with computers, PLCs, micro controllers and intelligent sensors in scientific and technical applications.

Q.3 Differentiate between RS232 and RS485 serial communication SPPU: May-16, 17, Marks 6] protocols. Ans. : Comparison between RS232 and RS485 : The comparison between RS232 and RS485 is given in Table Q.3.1.

Table Q.3.1 Comparison

RS-232 RS-485 Cabling Single ended Balanced - differential of 1 transmit 64 transmitters Number $(1/2 \text{ load } \text{Rx} \pm)$ devices 1 receive 64 receivers Communicati Full duplex Half duplex on mode 50 feet (at 19.2 kbps) 4000 feet (at 100 kbps) Maximum distance 19.2 kbps (for 50 feet) 10 MB/s (for 50 feet) Maximum. data rate 115 kps (for 6 feet)

DECODE

Microcontroller	7-7 Serial Port Programming and Interfacing with PIC18FXXXX						
Signalling	Unbalanced	Balanced					
Mark (data 1)	-5 VDC minimum -15 VDC maximum	1.5 VDC minimum (B>A) 5 VDC maximum (B>A)					
Space (data 0)	5 VDC minimum 15 VDC maximum	1.5 VDC minimum (A>B) 5 VDC maximum (A>B)					
Input level minimum	+/-3 VDC	0.2 VDC difference					
Output current	500 mA (Note : driver ICs normally used in PCs are limited to 10 mA)	250 mA					

Q.4 Explain in depth use of I2C protocol with features

🕼 [SPPU : May-17, Marks 6]

Ans.: Inter Integrated Circuit (I2C): • I2C is a synchronous serial bus protocol uses two wires, serial data (SDA) and serial clock (SCL) to carry information between the devices connected to the bus.

- Each device is recognized by a unique address and can operate as either a transmitter (Master) or receiver (Slave).
- A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.
- Both SDA and SCL are bi-directional lines and connected to a positive supply voltage via a current-source or pull-up resistor.
- When the bus is free, both lines are HIGH.
- Devices_connected to the bus must have an open drain or open collector output for serial clock and data.

- Microcontroller 7 8 Serial Port Programming and Interfacing with PIC18FXXXX
- It is typically used for attaching lower-speed peripheral ICs to processors and microcontrollers in short-distance, intra-board communication as shown in Fig. Q.4.1.



Fig. Q.4.1 Connection to serial devices on I2C bus

Features :

DECODE

- A 2 wire serial protocol with data and control bus (SDA and SCL)
- Unique start and stop conditions with bi-directional data transfer.
- Acknowledgement after each byte transferred.
- No limit on the number of bytes transferred
- Has clock synchronization.
- Transmission speed : Normal : 100 kHz, Fast mode: 400 kHz and HS-mode: 3400 kHz.
- Maximum bus length of 4 meters.
- Maximum drive capacity of 400 pF.
- Real multi-master capability.
- Compatible with most IC technologies (TTL, CMOS, etc.).
- Has arbitration procedure.
- I2C is a synchronous serial bus protocol

DECODE

A Guide for Engineering Students

Microcontroller 7-9 Serial Port Programming and Interfacing with PIC18FXXXX

- Two wires, serial data (SDA) and serial clock (SCL), carry information between the devices connected to the bus.
- Each device is recognized by a unique address and can operate as either a transmitter (Master) or receiver (Slave).
- A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.
- Both SDA and SCL are bi-directional lines,
- Connected to a positive supply voltage via a current-source or pull-up resistor.
- When the bus is free, both lines are HIGH
- Devices connected to the bus must have an open drain or open collector output for serial clock and data

Q.5 Explain Operation of I2C protocol with Start, Stop, data valid condition etc. and device addressing for data transfer

Ans. : I2C operation for Data Transfer :

- Data transfer can be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH.
- Changes in the data line while the clock line is high will be interpreted as control signals.
- Accordingly, the following bus conditions have been defined :
- Bus not busy : Both data and clock lines remain HIGH.
- **START data transfer :** A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition

Microcontroller 7 - 10 Serial Port Programming and Interfacing with PIC18FXXXX

- **STOP data transfer :** A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.
- Data valid : The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.
- The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.
 - Each data transfer is initiated with a START condition and terminated with a STOP condition.
 - The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device.
 - The information is transferred byte-wise and each receiver acknowledges with a ninth bit.
 - Within the I2C bus specifications a standard mode (100 kHz clock rate) and a fast mode (400 kHz clock rate) are defined.
- Acknowledge : The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. Each receiving device, when addressed, is obliged to generate an acknowledgement after the reception of each byte.
- The master device must generate an extra clock pulse which is associated with this acknowledge bit.
- A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is

 Microcontroller
 7-11
 Serial Port Programming and Interfacing with PIC18FXXXX

 stable LOW during the HIGH period of acknowledge related clock pulse.

- N number of data can be transferred between start and stop conditions.
- The detailed sequence of data transfer and initial conditions are shown in Fig. Q.5.1, Q.5.2 and Fig. Q.5.3.



DECODE

A Guide for Engineering Students

Microcontroller 7 - 12 Serial Port Programming and Interfacing with PIC18FXXXX

S = Start Condition, R/W = Read / Write, A = Acknowledgement, P = Stop

Q.6 Compare SPI, I2C and USART protocols.

[SPPU: Nov.-15, May-16, Marks 8] Ans.: Comparison between I2C and SPI: The comparison between synchronous and asynchronous protocol is given in Table Q.6.1.

Table Q.6.1 SPI, I2C and USART protocol comparison

Types	Synchr	Asynchronous		
Peripherals	SPI	12C	UART	
Max bit rate	10 Mbits/s	1 Mbits/s	500 kbits/s	
Max bus size	Limited No. of Pins	128 Devices	Point to point RS232, 256 devices	
No. of pins	3+ n x C8	2.	2	
Pros	Simple, Low cost, High speed	Allows multiple masters	Longer distance, improved noise immunity	
Cons	Single master, short distance	Slowest short distance	Interface with terminals and used in DAS	
Typical applications	Direct connections to ASIC and other peripherals on same PCB	Bus connections on same peripherals	Interface with terminals, PCs, modems	
Examples	Serial EPROMS 25CXXX series	Serial EPROMS 24CXXX series	RS33, RS485	

Microcontroller 7 - 13 Serial Port Programming and Interfacing with PIC18FXXXX

Q.7 Draw and explain the block diagram of MSSP, SPI mode in detail. [SPPU: May-16,17, Dec-17, Nov.-15,16, Marks 8, May-22, 9 Marks]

Ans.: Master Serial Synchronous Port (MSSP) - SPI bus :

- The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc.
- The SPI mode allows 8-bits of data to be synchronously transmitted and received, simultaneously.
- To accomplish communication, typically three pins are used : Serial Data Out (SDO) - RC5/SDO
 Serial Data In (SDI) - RC4/SDI/SDA

Serial Clock (SCK) - RC3/SCK/SCL/LVDIN

- Slave Select (SS) RA5/SS/AN4 (Additionally, a fourth pin may be used when in a Slave mode of operation)
- The MSSP module has four registers for SPI mode operation. These are :
 - MSSP Control Register1 (SSPCON1) read and write, used to select the oscillator frequency, enable operation, and check for low and high level of clock.



2. MSSP Status Register (SSPSTAT) - used for SPI and I2C modes with checking of edge for clocking and check for transfer of receive the data.

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	_
SMP	CKE	D/A	P	S	R/W	UA	BF	ľ
bit 7							dit 0	-

A Guide for Engineering Students

Microcontroller 7 - 14 Serial Port Programming and Interfacing with PIC18FXXXX

- 3. Serial Receive/Transmit Buffer (SSPBUF) Utilized which data bytes are written to or read from controller.
- 4. MSSP Shift Register (SSPSR) Not directly accessible : SSPSR is the shift register used for shifting data in or out.
- In receive operations, SSPSR and SSPBUF together create a double buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.
- During transmission, the SSPBUF is not double buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.
- The block diagram of MSSP SPI is shown in Fig. Q.7.1. The block diagram is divided into three parts 1. Data bus for communication along with SSPBUF and SSPSR register, 2.Data and clock selection for Master and Slave (DI, DO, and SS pin and 3. Clock for shifting the data in and out.

• The detailed explanation is summarized as

 When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified :

• Master mode (SCK is the clock output)

- Slave mode (SCK is the clock input)
- Clock polarity (IDLE state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising / falling edge of SCK)

o Clock rate (Master mode only)

BCODE

o Slave select mode (Slave mode only)

A Guide



Fig. Q.7.1 MSSP SPI Mode

- 2. The MSSP consists of a transmit / receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSB first.
- 3. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF are set.

DECODE

A Guide for Engineering Students

Microcontroller 7 - 16 Serial Port Programming and Interfacing with PIC18FXXXX

- 4. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received.
- 5. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set.
- 6. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.
- 7. The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register.
- 8. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

Q.8 Explain function of MSSP, I2C mode with registers.

Ans. : MSSP structure I2C BUS

- The MSSP module in I2C mode fully implements all master and slave functions and provides interrupts on start and stop bits in hardware to determine a free bus (multi-master function).
- The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.
- Two pins are used for data transfer :

Serial clock (SCL) - RB1/AN10/INT1/SCK/SCL

Serial data (SDA) - RB0/AN12/INT0/FLT0/SDI/SDA

- The user must configure these pins as inputs by setting the associated TRIS bits.
- The I2C protocol supports either a 7-bit addressing mode, or a 10-bit addressing mode, permitting 128 or 1024 physical devices to be on the bus.

Microcontroller 7-17 Serial Port Programming and Interfacing with PIC18FXXXX

- According to the I2C specification, all changes on the SDA line must occur while the SCL line is low. This restriction allows two unique conditions to be detected on the bus; Start and Stop
- A START sequence occurs when the master device pulls the SDA line low while the SCL line is high.
- The I2C protocol also permits a Repeated Start condition (RS), which allows the master device to execute a START sequence without preceding it with a STOP sequence

A. I2C Bus registers

- The MSSP module has six registers for I2C operation these are :
- MSSP Control Register1 (SSPCON1)

		and the second se					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0
bit 7					4 M - 4	•	bit 0

• MSSP Control Register2 (SSPCON2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	<u>R/W-0</u>	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

• MSSP Status Register (SSPSTAT)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0 .	R-0	_
<u>S</u> MP	CKE	D/Ā	P	S	R/W ^(2.3)	UA	BF].
bit 7			•		· .		bit 0	

- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)
- SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable.

Microcontroller 7 - 18 Serial Port Programming and Interfucing with PIC18FXXXX

- The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/write.
- SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.
- SSPADD register holds the slave device address when the SSP is configured in I2C slave mode.
- When the SSP is configured in master mode, the lower seven bits of SSPADD act as the baud rate generator reload value.
- In receive operations, SSPSR and SSPBUF together, create a double buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.
- During transmission, the SSPBUF is not double buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

Q.9 Draw and explain the block diagram of MSSP, I2C slave mode in detail. [SPPU: May-22, Marks 9, May-18,19, Nov.-18, Marks 8] Ans. : MSSP I2C Slave Mode

- The MSSP module in I2C mode fully implements all master and slave functions and provides interrupts on start and stop bits in hardware to determine a free bus (multi-master function).
- The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.
- Two pins are used for data transfer :
 - Serial clock (SCL) RB1/AN10/INT1/SCK/SCL

Serial data (SDA) - RB0/AN12/INT0/FLT0/SDI/SDA

• The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>). The SSPCON1 register allows control of the I2C operation. Four mode selection bits

20000

DECODE

Serial Port Programming and Interfacing with PIC18FXXXX

(SSPCON1<3:0>) allow one of the following I2C modes to be selected :

- o I2C Master mode, clock
- I2C Slave mode (7-bit address)
- o I2C Slave mode (10-bit address)
- o I2C Slave mode (7-bit address) with start and stop bit interrupts enabled
- $\circ~I2C$ Slave mode (10-bit address) with start and stop bit interrupts enabled



Fig. Q.9.1 I2C block diagram slave mode

• I2C Firmware controlled master mode, slave is Idle Selection of any I2C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure

A Guide for Engineering Students

Microcomroller 7 - 20 Serial Port Programming and Interfacing with PIC18FXXXX

proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins. A simplified block diagram of I2C mode is shown in Fig. Q.9.1.

- In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).
- The I2C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardward to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing).
- Through the mode select bits, the user can also choose to interrupt on start and stop bits. When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPBUF register with the received value currently in the SSPSR register.
- Any combination of the following conditions will cause the MSSP module not to give this ACK pulse :
- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.
- In this case, the SSPSR register value is not loaded into the SSPBUF, but a bit, SSPIF, is set. The BF bit is cleared by reading the SSPBUF register, while bit, SSPOV, is cleared through software.
- Once the MSSP module has been enabled, it waits for a start condition to occur. Following the start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register.

DECODE

Microcontroller 7 - 21 Serial Port Programming and Interfacing with PIC18FXXXX

- The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur :
 - 1. The SSPSR register value is loaded into the SSPBUF register.
 - 2. The Buffer Full bit, BF, is set.
 - 3. An ACK pulse is generated.
 - 4. The MSSP Interrupt Flag bit, SSPIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.
- Reception : When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).
- Transmission: When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RB1/AN10/INT1/SCK/SCL is held low regardless of SEN.

Q.10 Draw and explain the block diagram of MSSP, I2C Master mode in detail. [SPPU: Nov.-16, Marks 8] Ans.: MSSP I2C Master Mode

• Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP

hardware if the TRIS bits are set.

• Master mode operation is supported by interrupt generation on the detection of the start and stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled.

Microcontroller 7-22 Serial Port Programming and Interfacing with PIC18FXXXX

- Control of the I2C bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.
- In Firmware Controlled Master mode, user code conducts all I2C bus operations based on start and stop bit conditions.
- Once master mode is enabled, the user has six options :
 - 1. Assert a start condition on SDA and SCL.
 - 2. Assert a repeated start condition on SDA and SCL.
 - 3. Write to the SSPBUF register initiating transmission of data / address.
 - 4. Configure the I2C port to receive data.
 - 5. Generate an acknowledge condition at the end of a received byte of data.
 - 6. Generate a stop condition on SDA and SCL.
- The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (and MSSP interrupt, if enabled) :
- Start condition, Stop condition, Data transfer byte transmitted / received, Acknowledge transmit, Repeated Start.
- Fig. Q.10.1 Shows the MSSP I2C master mode configuration. (Refer Fig. Q.10.1 on next page)

Operation of master mode :

DECODE

The master device generates all of the serial clock pulses and the start and stop conditions. A transfer is ended with a stop condition or with a repeated start condition. Since the repeated start condition is also the beginning of the next serial transfer, the I2C bus will not be released. In Master Transmitter mode, serial data is output through SDA, while





SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (seven bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and stop conditions are output to indicate the beginning and the end of a serial transfer. In master receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1' Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission. The baud rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I2C operation.

Serial Port Programming and Interfacing with PIC18FXXXX Microcontroller 7 - 24

A typical transmit sequence would go as follows :

- 1. The user generates a start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all eight bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 regist;r (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all eight bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSF module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).

12.Interrupt is generated once the Stop condition is complete.

Q.11 Explain the use of BRGH register for calculation of Baud rates in USART (SPPU: May-22, Marks-9, May-17,18, Dec.-18, Marks 8) Ans.: USART Baud Rate Generator (BRG)

• The BRG is a dedicated 8-bit, or 16-bit, generator that supports both the asynchronous and synchronous modes of the USART. By

DECODE

DECODE

A Guide for Engineering Students

Microcontroller 7 - 25 Serial Port Programming and Interfacing with PIC18FXXXX

default, the BRG operates in 8-bit mode. Setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

- It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate.
- Calculation of baud rate for different USART modes, which only apply in master mode (internal clock).
- The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin. For example
- \circ Fosc = 10 MHz, Desired Baud Rate = 9600, BRGH = 0. SYNC = 0
- Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH : SPBRG registers can be calculated using the equation 1. From this, the error in baud rate can be determined. An example

Desired baud rate = Fosc / (64(X+1))

 $X = [Fosc / (Desired baud rate \times 64)] - 1$

- Find value of X = $[Fosc / (Desired baud rate \times 54)] 1$
 - $= [10 \times 10^{6} / (9600 \times 64)] 1$
 - = [156250 / 9600] 1
 - = 15.27 = 15

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate. The calculation of low and high baud rate is shown in Table Q.11.1

Microcontroller	7 - 26	Serial Port Programming and	Interfacing wit	h PIC18FXXX

Table Q.11.1 Calculation of BRG value

Confi	guration	Bits	BRG/EUSART	Baud rate
SYNC	BRG16	BRGH	Mode	formula
0	0	0	8-bit/Asynchronous	Fosc/[64(n + 1)]
0	0	1	8-bit/Asynchronous	Fosc/[64(n+1)]
0	1	0	16-bit/Asynchronous	
0	1	1	16-bit/Asynchronous	Fosc/[4(n+1)]
1	0	x	8-bit/Asynchronous	
1	1	x	16-bit/Asynchronous	

In short, the baud rate formulas are



Q.12 Find the value to be loaded into SPBRG register for baud rate of 1200, 2400, 4800, 9600, 19200 and 38400 for 10 MHz oscillator. BRGH = 0 and 1

Ans. : Value to be loaded in SPBRG register for BR of 1200 is BRGH = 0

- $X = [Fosc/(Desired baud rate \times 64)] 1$
 - = [156250 / Desired BR] 1
 - = [156250 / 1200] 1
 - $= (129)_{10} = (81)_{16}$

DECOLIE



... (1)

Microcontroller 7 - 27 Serial Port Programming and Interfacing with PIC18FXXXX

Value to be loaded in SPBRG register for BR of 1200 is BRGH = 1

- $X = [Fosc / (Desired baud rate \times 16)] 1$
 - = [625000 / Desired BR] 1
 - = [625000 / 1200] 1
 - $= (520)_{10} = (208)_{16}$

Baud rate	BRGH	= 0	BRGE	[=]
	Decimal	HEX	Decimal	HEX
57600	2	2	10	0A
38400	3	3	15	0F
19200	7	7	32	20
9600	15	F	64	40
4800	32	20	129	81
2400	64	40	259	103
1200	129	81	520	208

Q.13 Explain concept of USART trans - receiver with TXSTA and RCSTA registers.

Ans. : Universal asynchronous receiver transmitter

- The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.)
- The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

DECODE

A Guide for Engineering Students

Microcontroller 7 - 28 Serial Port Programming and Interfacing with PIC18FXXXX

- The USART can be configured in the following modes :
 - Asynchronous (full-duplex), Synchronous Master (half-duplex), Synchronous Slave (half-duplex)
- In order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter :

o bit SPEN (RCSTA<7>) must be set (= 1),

o bit TRISC<6> must be cleared (= 0) and

• bit TRISC<7> must be set (=1).

1. Transmit Status and Control Register (TXSTA)

It is 8 bit register used to select synchronous/asynchronous mode and data framing size. The various bits used in TXSTA has different functions, D6 bit decides the data size to be communicated. The D2 bit BRGH is used to select the higher speed of transmission. The default is lower baud rate transmission in asynchronous mode.

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R∕W-0	R/W- 1	R/W-0
_	CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
	bit 7							bit 0

Transmit control register (TXSTA)

2. Receive Status and Control Register (RCSTA) :

It is 8 bit register, used to enable the serial port to receive data.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-1	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7		, ,					bit 0

Receiver status and control register

DECODI

Microcontroller 7 - 29 Serial Port Programming and Interfacing with PIC18FXXXX

Q.14 Draw and explain block diagram of USART Transmitter

SPPU : Dec-18, May-17,18, Marks 8]

Ans. : USART Transmitter

- The USART transmitter block diagram is shown in Fig. Q.14.1 The heart of the transmitter is the Transmit (Serial) Shift Register (TSR).
- The shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software.
- The TSR register is not loaded until the stop bit has been transmitted from the previous load.
- As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).
- Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set.
- This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>).
- When TSR fetches the data from TXREG, it clears the TMRT flag bit indicating it is full. TSR is parallel in serial out shift register and not accessible to the programmer. Only write to TXREG automatically load the TSR.
- TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not cleared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction.

Microcontroller 7-30 Serial Port Programming and Interfacing with PIC18FXXXX

- Polling TXIF immediately following a load of TXREG will return invalid results.
- While TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.



Fig. Q.14.1 USART transmitter block diagram

• The TXCKP bit (BAUDCON<4>) allows the TX signal to be inverted (polarity reversed). Devices that buffer signals from TTL to RS-232 levels also invert the signal. Inverting the polarity of the TX pin data by setting the TXCKP bit allows for use of circuits that provide buffering without inverting the signal.



Microcontroller 7-31 Serial Port Programming and Interfacing with PIC18FXXXX

Q.15 Draw and explain block diagram of USART Receiver Ans.: USART Receiver

The receiver block diagram is shown in Fig. Q.15.1 The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems. The RXDTP bit (BAUDCON<5>) allows the RX signal to be inverted (polarity reversed). Devices that buffer signals from RS-232 to TTL levels also perform an inversion of the signal (when RS-232 = positive, TTL = 0). Inverting the polarity of the RX pin data by setting the RXDTP bit allows for the use of circuits that provide buffering without inverting the signal.

To set up an asynchronous reception :

- 1. Initialize the SPBRGH : SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC and setting bit, SPEN.
- 3. If the signal at the RX pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit, RCIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. Enable the reception by setting bit, CREN.

PECODE

- 7. Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.





Fig. Q.15.1 USART receiver block diagram

- 10.If any error occurred, clear the error by clearing enable bit, CREN.
- 11.If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Q.16 Write an embedded C program to interface serial port with PC for both side communication and displaying key pressed on LCD and hyper terminal

Ans.: Serial Communication Program

/*Baud Rate GENERATION

- n => required baudrate
- * BRGH = 0

DICODI

- * SPBRG = (Fosc / (64 * n)) 1
- * For 9600 baudrate, SPBRG ~=77
- */ #include<p18F4550.h>
- # include<stdio.h>
- #include "LCD_SIT.h"
- #define Fosc 48000000UL
- void InitUART(unsigned int baudrate);

Microcontroller 7-33 Serial Port Programming and Interfacing with PIC18FXXXX

void SendChar(unsigned char data);

void putch(unsigned char data);

unsigned char GetChar(void);

void main(void)

InitUART(9600);

printf("\r\nHello, Enter any Key from Keyboard\r\n"); Init_LCD();

lcdcmd(Jx80); MSdelay(50);

while(1)

printf("%c",GetChar()); //Receive character from PC and echo back lcddata(RCREG);

MSdelay(50);

void InitUART(unsigned int baudrate)

	•	
TRISCbits $RC6 = 0;$	//TX pin set as output	
TRISCbits.RC7 = 1;	//RX pin set as input	
SPBRG =(unsigned char)(((Fosc /	/64)/baudrate)-1);	
BAUDCON = 0b00000000;	//Non-inverted data; 8-bit	baud
	//rate generator	

TXSTA = 0b00100000;

RCSTA = 0b10010000;

void SendChar(unsigned char data)

7-34 Serial Port Programming and Interfacing with PIC18FXXXX Microcontroller

while (TXSTAbits.TRMT = = 0); //Wait while transmit register is //empty

TXREG = data: //Transmit data

void putch(unsigned char data)

SendChar(data);

DECODE

unsigned char GetChar(void)

Q.17 State features of RTC and draw an interfacing diagram to interface with PIC.

[SPPU : May-22, Marks 9, May-18,17, Dec.-17,18, Nov.-16] Ans. : Real Time Clock (RTC) Interface with I2C

Real time clock is used to synchronize all the operations of CPU and avoid the malfunction in real time considerations.

Features of RTC DS1307 : The DS1307 serial Real-Time Clock (RTC) is a low-power, full binary-coded decimal (BCD) clock/calendar.

- 56-Byte, Battery-Backed, Non-volatile (NV) SRAM for data storage
- The crystal frequency is 32.758 kHz
- Address and data are transferred serially through an I2CTM, bidirectional bus.
- Real-Time Clock (RTC) clock/calendar counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation valid up to 2100
- The end of the month date is automatically adjusted for months with fewer than 31 days, including corrections for leap year.
- The clock operates in either the 24-hour or 12-hour format with AM/PM indicator.

A Guide for Engineering Students

//Asynchronous 8-bit; Transmit

//Serial port enabled; 8-bit data;

//enabled: Low speed

// single receive enabled

// baudrate select

A Guide for Engineering Students

CODE

Microcontroller 7 - 35 Serial Port Programming and Interfacing with PIC18FXXXX

- Programmable square-wave output signal (1,4,8,64 kHz output)
- · Signal automatic power-fail detect and switch circuitry
- Consumes less than 500 nA in battery backup Mode with oscillator running
- Optional industrial temperature range : 40 °C to + 85 °C

Operational Tips for DS1307

- The DS1307 operates as a slave device on the I2C bus. Access is obtained by implementing a START condition and providing a device identification code followed by a register address
- Subsequent registers can be accessed sequentially until a STOP condition is executed. When VCC falls below 1.25 × VBAT, the device terminates an access in progress and resets the device address counter.
- Inputs to the device will not be recognized at this time to prevent erroneous data from being written to the device from an out-of-tolerance system.
- When VCC falls below VBAT, the device switches into a lowcurrent battery-backup mode.



Fig. Q.17.1 RTC interface to PIC18FXXXX

DECODE

A Guide for Engineering Students

Microcontroller 7-36 Serial Port Programming and Interfacing with PIC18FXXXX

• Upon power-up, the device switches from battery to VCC when VCC is greater than VBAT +0.2 V and recognizes inputs when VCC is greater than 1.25 × VBAT.

The complete interface diagram is shown in Fig. Q.17.1

Q.18 Draw an interfacing diagram of RTC with PIC ? Write an initialization Program.

[SPPU: May-22 Marks 9, May-15,17,16, Nov.-15,16, April-13, Marks 8]

OR Draw an interfacing diagram to interface the RTC and write an embedded C program to display the time on LCD. (Only remove the features)

Ans. : Interfacing diagram of RTC

The Complete interfacing diagram of RTC is same is Fig. Q.17.1.

Program ;

Initialization program to display time on LCD display using RTC

#include <p18f4550.h>
#include<stdio.h>
#include "LCD_SIT.h"
#include "I2C SIT.h"

void set_time(unsigned char address, unsigned char x); unsigned char get_time(unsigned char address); void decode(unsigned char val); void init_data(void);

unsigned char str[16];

void main()

.

Unsigned char sec,min,hrs,date,month,year,unit,ten; i2c_interface_init(); SSPADD = 126; //set i2c clock

DD = 120, 7/860 1200

DECODE

· ·		Microcontroller 7 - 38 Serial Port Programming and Interfacing with PIC18FXXXX
SSPCON1 = 0b00001000;	//I2C Master mode,	i2c stert()
clock = FOSC/(4 * (SSPA))	(DD + 1))	i2c write(RTC ADD)
SSPSTATbits.SMP = 1;	//Slew rate control disabled	i2a tarite(address);
for Standard Speed mod	e (100 kHz and 1 MHz)	
SSPCON1bits.SSPEN =	: 1; //Enables the serial port and	$12C_{\text{whe}}(x)$
	configures the SDA	
	and SCL pins as the serial port pins	recurn;
init_data();	//ROUTINE TO SET TIME.	
	//Uncomment after time set to the RTC	unsigned char get_time(unsigned char address) //Gets time
$sec = get_time(0);$		unsigned char data;
$\min = get_time(1);$	· · · ·	i2c_start();
$hrs = get_time(2);$		i2c_write(RTC_ADD);
date = $get_time(4);$		i2c_write(address);
month = get time(5);		i2c_restart();
year = get time(6);	· · · ·	i2c_write(RTC_ADD 0x01);
		SSPCON2bits.ACKDT=1;
i2c interface deinit():		data=i2c_read();
		i2c_stop();
Init ICD()	· 、 、	return (data);
IIII(_10D(),		}
hilo(1)		void decode(unsigned char val) // Function separates the variable into
(1)		higher and lower nibble
{ 	02 // 02" data manth waan).	{
sprinti(str, Date:%02x/%	02x/%02x,date,month,year);	unsigned char tens, units;
Icacma(Ux8U);		tens=val>>4;
MSdelay(50);		units=val&0x0F;
LCDDisplayStr(str);		MSdelay(50);
sprintf(str,"Time:%02x:%	602x:%02x",hrs,min,sec);	lcddata(tens+48);
lcdcmd(0xC0);		M3delav(50):
MSdelay(50);		lcddata(units + 48):
LCDDisplayStr(str);		MSdelay(50)
}		
	· .	
		sucid init data(word)
oid set_time(unsigned c	nar address, unsigned char x) // sets time	
		set_time(Cx00,0x45); // seconds

.

. , ,

۲

,

;

,

.

.

, :

.

,

Microcontroller	7 - 39	Serial Port Programming	z and Interfacing with	PICISFXXX

set_time(0x01,0x57);	// Minutes
set_time(0x02,0x11);	// Hours along with 12hours and // AM/PM selection
set_time(0x03,0x06);	// Day
set_time(0x04,0x19);	// Date
set_time(0x05,0x08);	// Month
set time(0x06,0x14);	// Year

}

Q.19 State features of EEPROM, Draw an interfacing diagram EEPROM using SPI protocol with PIC 18FXXXX

STPU : May-22, Marks 9]

Ans. : EEPROM Interface with I2C and SPI

• The AT24C02A/04A provides 2048/4096 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 256/512 words of 8 bits each.

Features

- Write protect pin for hardware data protection: utilizes different array protection compared to the AT24C02A/04A
- Medium-voltage and standard-voltage operation : 5.0 (VCC = 4.5 V to 5.5 V) and 2.7 (VCC = 2.7 V to 5.5 V)
- Internally organized 256 × 8 (2 K), 512 × 8 (4 K)
- Two-wire serial interface.
- Schmitt trigger, filtered inputs for noise suppression.
- Bidirectional data transfer protocol.
- 400 kHz (2.7 V, 5 V) Clock rate.
- 8-byte Page (2 K), 16-byte Page (4 K) write modes.
- Partial page writes allowed.
- Self-timed write cycle (5 ms Max).
- High reliability.
- Endurance : One million write cycles.
- Data Retention : 100 Years.

Serial Port Programming and Interfacing with PIC18FXXXX Microcontroller 7 - 40

- Lead-Free/Halogen-Free devices available.
- 8-lead PDIP, 8-lead JEDEC SOIC, and 8-lead TSSOP Packages.

Interfacing of EEPROM with SPI Bus :

- Serial Peripheral Interface (SPI) is a synchronous serial data protocol used by microcontrollers for communicating with one or more peripheral devices quickly over short distances. It can also be used for communication between two microcontrollers
- EEPROM (electrically erasable programmable read-only memory) is user-modifiable read-only memory (ROM) that can be crased and reprogrammed (written to) repeatedly through the application of higher than normal electrical voltage.
- It is a type of non-volatile memory used in computers and other electronic devices to store small amounts of data that must be saved when power is removed, e.g., calibration tables or device configuration.
- With an SPI connection there is always one master device (usually a microcontroller) which controls the peripheral devices. Typically there are three lines common to all the devices,
 - Master In Slave Out (MISO) The Slave line for sending data to the master,
 - Master Out Slave In (MOSI) The Master line for sending data to the peripherals,
 - Serial Clock (SCK) The clock pulses which synchronize data transmission generated by the master and
 - Slave Select pin the pin on each device that the master can use to enable and disable specific devices. When a device's Slave Select pin is low, it communicates with the master. When it's high, it ignores the master.
 - The SPI Controller here acts as a master device and controls EEPROM which acts as a slave. The read-write operations are

DECODE

DECODE

Microcontroller 7-41 Serial Port Programming and Interfacing with PIC18FXXXX

accomplished by sending a set of control signals including the address and/or data bits. The control signals must be accompanied with proper clock signals.

- The basic operation of the SPI based EEPROM's is to send a command, such as WRITE, followed by an address and the data. In WRITE operation, the EEPROM to store the data.
- Four numbers of EEPROM lines are controlled by SPI Enabled drivers. The SPI Lines Chip Select of CS (PORTC.0), serial clock of CLK (PORTC.3), serial input data of MISO (PORTC.4) and serial output data of MOSI (PORTC.5) connected to the SPI based serial EEPROM IC. The EEPROM read & write operations are done in PIC 18F interface by using these CS, CLK, MOSI, MISO SPI lines. As shown in Fig. Q.19.1



Fig. Q.19.1 EEPROM interface with PIC18FXXXX

Q.20 Write an PIC18 C program to read, write and erase contents of SPI - EEPROM.

Microcontroller	7 - 42	Serial Port Programming and Interfacing with PIC18FXXX
Ans.: Progra	m .	
#include <pic.h< td=""><td>></td><td>· · · ·</td></pic.h<>	>	· · · ·
#include <stdio< td=""><td>.h></td><td></td></stdio<>	.h>	
#define FOSC	10000	//10\/fhz==>10000\%hz
#define FOSC	10000	//10Mhz = > 10000Khz
#define EAUD_	RATE	9.6 //9600 Baudrate
#define BAUD_	VAL (cl	har)(FOSC/ (16 * BAUD_RATE)) - 1;
//Calculation Fo	or 9600 B	audrate @10Mhz
//SPI lines		
#define CS RC	0 //0	Chip select ON RC2
#define SI RC5	5 //N	faster Out Slave In
#define SO RC	4 //1	Master in slave out

/*SPI_COMMANDS*/ #define READ 0x03 #define WRITE 0x02 #define WRDI 0x04 #define WREN 0x06 #define RDSR 0x05 #define WRSR 0x01

#define SCK RC3

unsigned char i,a,j; unsigned char Msg[]="SPI TEST Program"; void Serial_init(void); void SPi_init(void); void SPi_WRITE(unsigned char); unsigned char SPi_RDSR(void); unsigned char SPi_READ(unsigned char); void DelayMs(unsigned int);

//Clock

void main()

DECODE

unsigned char x; TRISC=0xd0; //Enable RX,TX pin and Set MISO as input TRISD=0; //and set the remaining pins as output Serial_init();//Setup the serial port SPi_init();	//Send Read Status Register Command bit by bit(MSB) first SCK=1;
TRISC=0xd0; //Enable RX,TX pin and Set MISO as input TRISD=0; //and set the remaining pins as output Serial_init();//Setup the serial port SPi_init();	SCK=1;
TRISD=0; //and set the remaining pins as output Serial_init();//Setup the serial port SPi_init();	
Serial_init();//Setup the serial port SPi_init();	Data=Data<<1:
SPi_init();	SCK=0
	box=0,
DelayMs(10);	$f_{\text{for}}(i=0; i < 8; i + +)$ //wait for 0x00-device not busy
while(SPi_RDSR()): //SPI readv?	
SPi WRITE(0x00): //Send initialization Command	
DelavMs(10)	SCK=1:
	Data =((SO & 1)?1:0);
	Data=Data<<1;
	SCK=0;
x=0;	}
white(x < 16)	CS=1; //Pull up
	return !Data;
TXREG=PORTD=SPi_READ(x); //Read byte from 25c040 and	}
send	
// via Usart	void SPi WBITE(unsigned cher Addr)
++x;	
DelayMs(50);	L
}	
}	Int AH=WRITE;
	AH = (AH < 8) + Addr;
	CS=0;
pid SPi_init()	for(i=0;i<8;i++) //Send Write Enable
	· · · · · · · · · · · · · · · · · · ·
CS=1; //Make CS pin high	SI=(Data & 0x80)?1:0;
SI=0; //Clear input nin	SCK=1;
SCK=0: //Clock lota	Data=Data<<1;
	SCK=0;
psigned cher SDi DDSD()	}
	CS=1; //Rise CS and pull down again
Incigned abox Data = 0.05	CS=0;
	for(i=0:i<16:i++) //Send WRITE command and Addr
//initiate transmission by pulling CS pin low	
ror(1=0;1<8;1++)	SI=(AH & 0v8000)21.0
SI=(Data & 0x80)?1:0;	SUR=1
	An=AH<<1;
A Guide for Engineering Surdering	

SCK=0;		-	}
	•		CS=1:
r(i=0;i<16;i++) /	/Send Data's		return RData:
	· · · ·		}
Data=Msq[i]:			void Serial init()
for(i=0;i<8;i++)			
{			TXSTA = 0^{24} //Transmit Enable
SI = (Data & 0x80)	21:0:		SPBRG=BALID VAL //9600 band at 10Mbz
SCK=1:	1 • • • •		FORTA = 0x00 //Isert Enable Continuous receive enable
Deta=Deta<<1	•		TYPEC-0x00; //Dummutronomicsion
SCK=0			
1			printi(\033(25); //Clear the Hypnerterminal;
S (}
	and the second second second second second second second second second second second second second second second		void putch(unsigned char character)
		·.	while(!TXIF); //Wait for the TXREG register to be empty
signed char SPi_REA	AD(unsigned char Addr)	1	TXREG=character; //Display the Character
			}
nt Data=READ;			}
nt Data=READ; insigned char RData	ı=0;		} void DelayMs(unsigned int M3)
nt Data=READ; unsigned char RData Data=(Data<<8) Ac	t=0; ddr;		} void DelayMs(unsigned int M3) {
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR());	n=0; ddr; //Device Ready?Proceed to next statement		} void DelayMs(unsigned int M3) { int delay_cnst;
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR());	n=0; ddr; //Device Ready?Proceed to next statement //else wait		} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0)
nt Data=READ; insigned char RData Data=(Data<<8) Ac while(!SPi_RDSR()); CS=0;	u=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { </pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR()); CS=0; cor(i=0;i<16;i++)	n=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; Ms; </pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR()); CS=0; cor(i=0;i<16;i++) {	n=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } }</pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR()); CS=0; cor(i=0;i<16;i++) { SI=(Data & 0x8000	n=0; ddr; //Device Ready?Proceed to next statement //else wait //Pull down CS //Send READ command and Addr		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } </pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR()); CS=0; for(i=0;i<16;i++) { SI=(Data & 0x8000 SCK=1;	n=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } }</pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(ISPi_RDSR()); CS=0; for(i=0;i<16;i++) { SI=(Data & 0x8000 SCK=1; Data=Data<<1;	n=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr 9)?1:0;		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } }</pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR()); CS=0; tor(i=0;i<16;i++) { SI=(Data & 0x8000 SCK=1; Data=Data<<1; SCK=0;	ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr		<pre> } void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } } Q.21 Design a PIC 18 F4550 based traffic light controller.</pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR()); CS=0; for(i=0;i<16;i++) { SI=(Data & 0x8000 SCK=1; Data=Data<<1; SCK=0;	n=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr		<pre> } void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } } Q.21 Design a PIC 18 F4550 based traffic light controller. FSE [cpnu, 10 12 Maskel] </pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(!SPi_RDSR()); CS=0; or(i=0;i<16;i++) { SI=(Data & 0x8000 SCK=1; Data=Data<<1; SCK=0; } for(i=0;i<8;i++)/2	n=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr 9)?1:0; //Read a Byte		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } } Q.21 Design a PIC 18 F4550 based traffic light controller. SS [SPPU: 10-12 Marks] Ans.: Design of PIC test Board + Fig. 0.212 shows the design of </pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(ISPi_RDSR()); CS=0; for(i=0;i<16;i++) { SI=(Data & 0x8000 SCK=1; Data=Data<<1; SCK=0; } for(i=0;i<8;i++) //	n=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr 0)?1:0; /Read a Byte		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } } Q.21 Design a PIC 18 F4550 based traffic light controller. SS [SPPU : 10-12 Marks] Ans. : Design of PIC test Board : Fig. Q.21.2 shows the design of DIC test leave i for envicing the LED.</pre>
nt Data=READ; insigned char RData Data=(Data<<8) Ac while(ISPi_RDSR()); CS=0; or(i=0;i<16;i++) { SI=(Data & 0x8000 SCK=1; Data=Data<<1; SCK=0; } for(i=0;i<8;i++) // { RData=RData<<1	ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr 9)?1:0; /Read a Byte		<pre> } void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } } Q.21 Design a PIC 18 F4550 based traffic light controller.</pre>
nt Data=READ; unsigned char RData Data=(Data < 8) Ac while(ISPi_RDSR()); CS=0; or(i=0;i<16;i++) SI=(Data & 0x8000 SCK=1; Data=Data<<1; SCK=0; for(i=0; i<8; i++) // RData=RData<<1	ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr 9)?1:0; /Read a Byte		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } } Q.21 Design a PIC 18 F4550 based traffic light controller. SS [SPFU: 10-12 Marks] Ans.: Design of PIC test Board : Fig. Q.21.2 shows the design of PIC test board for verifying the LED connected to port B, with switches and Buzzer to port D, with relay interface for Port A.</pre>
nt Data=READ; unsigned char RData Data=(Data<<8) Ac while(ISPi_RDSR()); CS=0; or(i=0;i<16;i++) { SI=(Data & 0x8000 SCK=1; Data=Data<<1; SCK=0; } for(i=0;i<8;i++) // { RData=RData<<1 SCK=1; PData=(/SO % 1)	n=0; ddr; //Device Ready?Proceed to next statement //eise wait //Pull down CS //Send READ command and Addr 0)?1:0; /Read a Byte		<pre>} void DelayMs(unsigned int M3) { int delay_cnst; while(Ms>0) { Ms; for(delay_cnst = 0;delay_cnst <220;delay_cnst++); } } Q.21 Design a PIC 18 F4550 based traffic light controller.</pre>

Groop

· · · · ·

DECODE

, , , , , , ,

.

.

` .

.

.

٢

· · · ·

t

5
Microcontroller 7-47 Serial Port Programming and Interfucing with PIC18FXXXX

Step 1 : Design of power supply :

The microcontroller selected is PIC 18F4550 which works on the frequency of oscillator ranging from 0 to 20 MHz and requires power supply of \pm 5 or \pm 12 V. A simple circuit design for +5 V is shown in Fig. Q.21.1



Fig. Q.21.1 Sample for power supply design

Step 2 : Design of clock circult :

The Quartz crystal is connected to OSC1 and OSC2 pin in order to synchronize the operation of all components connected with internal and external means. The values for C1 and C2 are selected according to the crystal frequency for stabilizing the oscillator pulses. In general with quartz crystal 22-33 μ F is preferred.

Step 3 : Design of reset circuit :

The RC high pass filter with C=0.1 μ F along with 20 k Ω register is connected to MCLR pin. When high pulse appear on it, resets the contents of inter registers and SFRS to initial value.

Step 4 : Configuration of Port :

PIC has 33 I/O lines which can be configured as input and output using TRISX register as

if TRISX = 0 - Ports (A - E) are configured as output ports if TRISX = 1 - Ports (A - E) are configured as input ports.

Microcontroller 7-48 Serial Port Programming and Interfacing with PIC18FXXXX

LM 293D (Motor Driver): The L293D is a quadruple high-current half-H driver designed to provide bidirectional drive currents of up to 600 - mA at voltages from 4.5 V to 36 V. It is designed to drive inductive loads such as relays, solenoids, dc and bipolar stepping motors, as well as other high-current/high-voltage loads in positive-supply applications. When an enable input is high, the associated drivers are enabled and their outputs are active and in phase with their inputs.

+ Logic and implementation details

DECODE



A Guide for Engineering Students





A Guide for Engineering Students

Microcontroller 7-50 Serial Port Programming and Interfacing with PIC18FXXXX

Program #include<p18f4550.h> #include<stdio.h> void MSdelay(unsigned int itime); void main()

TRISD=0x00; TRISB=0x00; while(1) LATD=0x56;MSdelay(3000); LATD=0x59; MSdelay(3000); LATD=0x65; LATB=0x01; MSdelay(1000); LATB=0x00;MSdelay(3000); LATB==0x02; MSdelay(1000); LATB = 0x00;LATD=0x95; LATB = 0x08;MSdelay(1000); LATB=0x00;MSdelay(3000); LATB=0x04; MSdelay(1000); LATB = 0x00;

void MSdelay(unsigned int itime)

unsigned int i,j; for(i=0;i<itime;i++) for(j=0;j<1200;j++)

DECODE

inipoliant Points to Keinenner	(a scopp of the D (the (OODOT AT)) Head for ODI and 12(and and
1. Serial communication is cost effective than parallel.	2. MSSP Status Register (SSPSIAI) - Used for SPI and 12C	isfer of
2. RS232 uses asynchronous communication.	receive the data.	
3. I2C is synchronous.	R/W-0 R/W-0 R-0 R-0 R-0 R-0 R	-0
4. MSSP structure has both SPI and I2C Mode.	SACE OVE DOT P S DOW UA F	SF
5. I2C Operates in master and slave mode.		
Data on I2C bus is communicated between START, ST conditions defined with SDA and SCL lines	bit 7 3. MSSP Control Register2 (SSPCON2)	tu
7. ACK signal is must in I2C.	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	$(R/W-0)^{(2)}$
SPI bus uses three signals MOSI, MISO, SCK.	GCEN ACKSTAT ACKDT" ACKEN RCEN PEN RSEN	bit 0
9. Each module has status and control register.		
 Flash bits in PIR 1 register are used to indicate the d transmission and reception during serial communication. BRGH register is used to change the baud rate. If BRGH 	4. I ransmit Status And Control Register (TASTA) It is 8 bit register used to select synchronous/asynchronous and data framing size. D6 bit decides the data siz	us mode e to be e higher
USART uses ± 16 and if BRGH = 1, it is ± 4 .	speed of transmission. The default is lower baud rate tran	smission
2. TSR register is not accessible to programmer.	in asynchronous mode.	
3. RTC DS1307 uses I2C interfacing while DS1306 uses SPI.	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-1	R/W-0
4. EEPROM uses SPI control.	CSRC TX9 TXEN ⁽¹⁾ SYNC SENDB BRGH TRMT	TX9D
	bit 7	bit 0
SSP Control Register1 (SSPCON1) - Read and write, use	5. Receive Status And Control Register (RCSTA) : It register, used to enable the serial port to receive data.	is 8 bi
and high level of clock.	R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-1	R-x
W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/	SPEN RX9 SREN CREN ADDEN FERR OERR	RX9D
OL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SS	bit 7	bit 0
i+ 7		
b		
b		END Æ

DICODE

A Guide for Engineering Students

DECODE

A Guide for Engineering Students

ò

	Microcontroller S - 2 Solved University Question Paper		
MAY-2022 (END SEM) [5870] - 1064 Solved Paper Course 2019 Course 2019 Time : 2 1/2 Hours] [Maximum Marks : 70	 Q.3 A) Enlist specifications of ADC used, also draw the interfacing diagram of temperature sensor with PIC 18Fxxxx with initialization program. (Refer Q.25 (For features of ADC) and Q.28 (For Interfacing of temp sensor) of Chapter - 5) [9] 		
 N. B. : i) Attempt Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q.6, Q.7 or Q.8. ii) Neat diagrams must be drawn wherever necessary. ii) Figures to the right side indicate full marks. iv) Assume suitable data, if necessary. 	 B) Explain interrupt structure of PIC l8Fxxxx with reasons. (Refer Q.10 of Chapter - 5) [8] OR Q.4 A) Draw and explain the Timer 1 operation of PIC l8Fxxxx 		
 Q.1 A) Explain in depth the programming model of PIC 18Fxxxx microcontroller. (Refer Q.8 of Chapter - 4) [6] B) Explain the power down modes of PIC 18Fxxxx. (Refer Q.3 of Chapter - 4) [6] 	 in details, compare the Timer 0,1 and 2. (Refer Q.5 of Chapter - 5) [9] B) Write a program for 1 kHz and 10 % duty cycle PWM generation with Fosc = 10 MHz. (Refer Q.21 of Chapter - 5) [8] 		
 C) Enlist features of PIC 18Fxxx microcontroller. (Refer Q.3 of Chapter - 4) [6] OR Q.2 A) Draw and explain the reset functional diagram of PIC 	 Q.5 A) Write an embedded C program to blink LED connected to port B of PICl8Fxxxx with delay of 1 msec using Timer 0, 16 bit. [9] Ans. : Refer Q.6 of Chapter - 4 for interfacing and program, Refer Q.7 of Chapter - 5 - For generation of Delay 		
 18Fxxxx. (Refer Q.11 of Chapter - 4) [6] B) Explain with example functioning of ALU in PIC 18Fxxxx. (Refer Q.4 of Chapter - 4) [6] 	Calculation of TMR0H and TMR0L values 1. Assume that Crystal frequency = 10 MHz 2. Internal time delay = $4/(10 \times 10^6) = 0.4 \ \mu s$ 3. N = 1 ms/0.4 $\ \mu s = 2500$ 4. Count = $65536 - 2500 = (63036)_{10}$ 5. Hex value to be loaded = (F63C)_{16}		
C] Draw and explain the program memory of PIC 18Fxxxx. (Refer Q.7 of Chapter - 4) [6]			
	6. Load TMR0H = 3CH and TMR0L = $F6H$		

DICODE

(S - 1)

A Guide for Engineering Students

¢

Microcontroller S -	3 Solved University Question Paper	Microcon	troller S - 4 Solved University Question Paper
<pre>#include <p18fxxxx.h> void T0Delay(void); void main(void) { unsigned char x; TRISC=0; PORTC=0x55; while(1) { PORTC=~PORTC; T0Delay();</p18fxxxx.h></pre>	// configure Port D as output // Toggle all bits of port C	Q.6 A) B)	OR Draw and explain port structure of PIC 18Fxxxx microcontroller with different registers in programming. (Refer Q.1 of Chapter - 6) [9] Interface 2 lines, 16 characters LCD to PIC 18Fxxxx microcontroller, write embedded C program to display a message "HELLO" on LCD at second line. (Refer Q.7 (Note only change the name and number of charters accordingly with starting address line 2 is C0)
}			of Chapter - 6) [9]
} void T0Delay ()		Q.7 A)	Explain with block diagram I2C mode of MSSP structure in detail. (Refer Q.9 of Chapter - 7) [9]
<pre>t TOCON=0x08; TMR0H=0xF6; TMR0L= 0x3C; TOCONbits.TMR0ON=1; while(INTCONbits.TMR0IF==0); TOCONbits.TMR0ON=0; INTCONbits.TMR0IF==0; }</pre>	<pre>// Timer0, 16 bit, no prescaler // Load Higher byte in TMR0H // Load Lower byte to TMR0L // Start the timer for upcount // Check for overflow // Turn off timer // clear the Timre0 flag</pre>	B Q.8 A	 State features of RTC and draw an interfacing diagram with PIC l8Fxxxx. (Refer Q.17 of Chapter - 7) [8] OR Explain the use of BRG register for calculation for baud rate with UART receiver block diagram. (Refer Q.11(Calculation of BRGH) and Q.15 (USART receiver block diagram) of Chapter - 7) [9]
B] Design a PIC l8Fxxxx indication on LED, PIC l8Fxxxx through rel (Refer Q.13 of Chapte)	test board with facility of status Buzzer and lamp connected lay, write embedded C program -6) [9]) Draw an interfacing diagram of EEPROM with PIC l8Fxxxx using SPI protocol with initialization program. (Refer Q.19 of Chapter - 7) [8]
		S	END Z

DICODE

.

A Guide for Engineering Students

A Guide for Engineering Students

an Arra

.....

21

DICODE